{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:16Z","timestamp":1750221076443,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240778","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["An efficient data reuse strategy for multi-pattern data access"],"prefix":"10.1145","author":[{"given":"Wensong","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University, China"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, China"}]},{"given":"Hengliang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University, China"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University, China"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"Fudan University, China and University of Texas at Dallas"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"volume-title":"Bicubic interpolation. Retrieved","year":"2018","key":"e_1_3_2_1_1_1","unstructured":"2018. Bicubic interpolation. Retrieved March 7, 2018 from https:\/\/www.mpi-hd.mpg.de\/astrophysik\/HEA\/1600.html"},{"volume-title":"Xilinx Virtex-7 VC707 Evaluation Kit. Retrieved","year":"2018","key":"e_1_3_2_1_2_1","unstructured":"2018. Xilinx Virtex-7 VC707 Evaluation Kit. Retrieved March 1, 2018 from http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v7-vc707-g.html"},{"volume-title":"Xilinx Vivado Design Suite","year":"2016","key":"e_1_3_2_1_3_1","unstructured":"2018. Xilinx Vivado Design Suite 2016.4. Retrieved March 1, 2018 from http:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-design-tools\/2016-4.html"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878989"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"J. Cong V. Sarkar G. Reinman and A. Bui. 2011. Customizable domain-specific computing. In IEEE Design and Test of Computers. 5--15. 10.1109\/MDT.2010.141","DOI":"10.1109\/MDT.2010.141"},{"key":"e_1_3_2_1_7_1","volume-title":"Tessellation-Based Multi-Block Memory Mapping Scheme for High-Level Synthesis with FPGA. In 2016 International Conference on Field-Programmable Technology (FPT). IEEE, 125 -- 132","author":"Escobedo Juan","year":"2016","unstructured":"Juan Escobedo and Mingjie Lin. 2016. Tessellation-Based Multi-Block Memory Mapping Scheme for High-Level Synthesis with FPGA. In 2016 International Conference on Field-Programmable Technology (FPT). IEEE, 125 -- 132."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744831"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/578853"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847264"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1543376"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554780"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"volume-title":"Asia and South Pacific Design Automation Conf. (ASP-DAC). 257--262","author":"Wang Y.","key":"e_1_3_2_1_15_1","unstructured":"Y. Wang, P. Zhang, X. Cheng, and J. Cong. 2012. An integrated and automated memory optimization flow for FPGA behavioral synthesis. In Asia and South Pacific Design Automation Conf. (ASP-DAC). 257--262."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967056"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693274"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062232"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021734"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '18"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240778","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:32Z","timestamp":1750208252000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240778"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":19,"alternative-id":["10.1145\/3240765.3240778","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3240778","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}