{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:37:14Z","timestamp":1780357034734,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240782","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["AxBA"],"prefix":"10.1145","author":[{"given":"Jacob R.","family":"Stevens","sequence":"first","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashish","family":"Ranjan","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/882452.874530"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080241"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360147"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"V. K. Chippa D. Mohapatra K. Roy S.T. Chakradhar and A. Raghunathan. 2014. Scalable Effort Hardware Design. IEEE Trans. on VLSI Systems (Sept 2014).","DOI":"10.1109\/TVLSI.2013.2276759"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/527072.822610"},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. of ISCA.","author":"Farrens M.","unstructured":"M. Farrens and A. Park. 1991. Dynamic base register caching. In Proc. of ISCA."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902974"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195688"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971951"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. of ISLPED.","author":"Kim Y.","unstructured":"Y. Kim, S. Behroozi, V. Raghunathan, and A. Raghunathan. 2017. AXSERBUS: A Quality-Configurable Approximate Serial Bus for Energy-Efficient Sensing. In Proc. of ISLPED."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247415.1247420"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. of HPCA.","author":"Li Z.","unstructured":"Z. Li, J. San Miguel, and N. Enright Jerger. 2016. The runahead network-on-chip. In Proc. of HPCA."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of Euromicro PDP.","author":"Liu C.","unstructured":"C. Liu, A. Sivasubramaniam, and M. Kandemir. 2004. Optimizing bus energy consumption of on-chip multiprocessors using frequent values. In Proc. of Euromicro PDP."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of DAC.","author":"Pagliari D. Jahier","unstructured":"D. Jahier Pagliari, E. Macii, and M. Poncino. 2016. Serial T0. In Proc. of DAC."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of ISLPED.","author":"Ranjan A.","unstructured":"A. Ranjan, A. Raha, V. Raghunathan, and A. Raghunathan. 2017. Approximate Memory Compression for Energy-efficiency. In Proc. of ISLPED."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617119"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130464"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","unstructured":"S. Sardashti A. Arelakis P. Stenstr\u00f6m and D.A. Wood. 2015. A Primer on Compression in the Memory Hierarchy. Morgan & Claypool Pubs.","DOI":"10.5555\/2987777"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2751163"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540710"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509640"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"San Diego California","acronym":"ICCAD '18","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240782","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:32Z","timestamp":1750208252000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240782"}},"subtitle":["an approximate bus architecture framework"],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":25,"alternative-id":["10.1145\/3240765.3240782","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3240782","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}