{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:16Z","timestamp":1750221076835,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP18J12044"],"award-info":[{"award-number":["JP18J12044"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240788","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Comparing voltage adaptation performance between replica and in-situ timing monitors"],"prefix":"10.1145","author":[{"given":"Yutaka","family":"Masuda","sequence":"first","affiliation":[{"name":"Osaka University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Nagayama","sequence":"additional","affiliation":[{"name":"Socionext Inc., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirotaka","family":"Takeno","sequence":"additional","affiliation":[{"name":"Socionext Inc., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshimasa","family":"Ogawa","sequence":"additional","affiliation":[{"name":"Socionext Inc., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoichi","family":"Momiyama","sequence":"additional","affiliation":[{"name":"Socionext Inc., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Osaka University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397254"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593170"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338418"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"},{"key":"e_1_3_2_1_9_1","volume-title":"ITC","author":"Iizuka S.","year":"2015","unstructured":"S. Iizuka, Y. Masuda, M. Hashimoto, and T. Onoye, \"Stochastic timing error rate estimation under process and temporal variations,\" in Proc. ITC, 2015."},{"key":"e_1_3_2_1_10_1","first-page":"398","volume-title":"ISSCC","author":"Drake A.","year":"2007","unstructured":"A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Nguyen, N. James, M. Floyd, and V. Pokala, \"A distributed critical-path timing monitor for a 65nm high-performance microprocessor,\" in Proc. ISSCC, pp. 398--399, 2007."},{"issue":"12","key":"e_1_3_2_1_11_1","first-page":"893","article-title":"All-digital adaptive clocking to tolerate transient supply noise in a low-voltage operation","volume":"59","author":"Chae K.","year":"2012","unstructured":"K. Chae and S. Mukhopadhyay, \"All-digital adaptive clocking to tolerate transient supply noise in a low-voltage operation,\" IEEE Trans. CAS-II, vol. 59, no. 12, pp. 893--897, 2012.","journal-title":"IEEE Trans. CAS-II"},{"key":"e_1_3_2_1_12_1","first-page":"3A","volume-title":"IRPS","author":"Mhira S.","year":"2017","unstructured":"S. Mhira, V. Huard, A. Benhassain, F. Cacho, S. Naudet, A. Jain, C. Parthasarathy, and A. Bravaix, \"Dynamic adaptive voltage scaling in automotive environment,\" in Proc. IRPS, pp. 3A-4.1--3A-4.7, 2017."},{"key":"e_1_3_2_1_13_1","first-page":"7C","volume-title":"IRPS","author":"Huard V.","year":"2016","unstructured":"V. Huard, F. Cacho, A. Benhassain, and C. Parthasarathy, \"Aging-aware adaptive voltage scaling of product blocks in 28nm nodes,\" in Proc. IRPS, pp. 7C-2-1--7C-2-7, 2016."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593115"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/3201607.3201641"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2757511"},{"key":"e_1_3_2_1_17_1","first-page":"112","volume-title":"VLSI symp.","author":"Tschanz J.","year":"2009","unstructured":"J. Tschanz, K. Bowman, S. Walstra, M. Agostinelli, T. Karnik, and V. De, \"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\" in Proc. VLSI symp., pp. 112--113, 2009."},{"key":"e_1_3_2_1_18_1","first-page":"81","article-title":"Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI","author":"Teman A.","year":"2015","unstructured":"A. Teman, D. Rossi, P. Meinerzhagen, L. Benini, and A. Burg, \"Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI,\" in Proc. ASP-DAC, pp. 81--86, 2015.","journal-title":"Proc. ASP-DAC"},{"key":"e_1_3_2_1_19_1","first-page":"44","volume-title":"PATMOS","author":"Shiomi J.","year":"2016","unstructured":"J. Shiomi, T. Ishihara, and H. Onodera, \"Fully digital on-chip memory using minimum height standard cells for near-threshold voltage computing,\" in Proc. PATMOS, pp. 44--49, 2016."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281986"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948799"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2506605"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '18"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240788","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:33Z","timestamp":1750208253000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240788"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":25,"alternative-id":["10.1145\/3240765.3240788","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3240788","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}