{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:18:56Z","timestamp":1772205536596,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2017R1A2B2009380"],"award-info":[{"award-number":["2017R1A2B2009380"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240831","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["NID"],"prefix":"10.1145","author":[{"given":"Jaehyeong","family":"Sim","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]},{"given":"Hoseok","family":"Seol","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"A. Krizhevsky et al. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In NIPS 25. 1097--1105.","DOI":"10.5555\/2999134.2999257"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"J. Sim et al. 2016. 14.6 A 1.42TOPS\/W deep convolutional neural network recognition processor for intelligent IoE systems. In 2016 ISSCC. 264--265.","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"K. He et al. 2015. Deep Residual Learning for Image Recognition. (2015). arXiv:1512.03385","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_4_1","unstructured":"Lin et al. 2017. Towards Accurate Binary Convolutional Neural Network. In 2017 NIPS. 344--352."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"L. Jiang et al. 2017. XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs. In 2017 ISLPED. 1--6.","DOI":"10.1109\/ISLPED.2017.8009163"},{"key":"e_1_3_2_1_6_1","unstructured":"M. Courbariaux et al. 2016. BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. (2016). arXiv:1602.02830"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"M. Rastegari et al. 2016. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. (2016). arXiv:1603.05279","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"V. Seshadri et al. 2013. RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization. In 2013 MICRO. 185--197. 10.1145\/2540708.2540725","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"W.-H. Chen et al. 2018. A 65nm 1Mb Nonvolatile Computing-in-Memory ReRAM Macro with Sub-16ns Multiply-and- Accumulate for Binary DNN AI Edge Processors. In 2018 ISSCC. 494--495.","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"W.-S. Khwa et al. 2018. A 65nm 4Kb Algorithm-Dependent Computing-in- Memory SRAM Unit-Macro with 2.3ns and 55.8TOPS\/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors. In 2018 ISSCC. 496--497.","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Y. J. Yoon et al. 2016. 18.4 An 1.1V 68.2GB\/s 8Gb Wide-IO2 DRAM with non-contact microbump I\/O test scheme. In 2016 ISSCC. 320--322.","DOI":"10.1109\/ISSCC.2016.7418036"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Y. Li et al. 2017. A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks. In 2017 FPGA. 290--291. 10.1145\/3020078.3021786","DOI":"10.1145\/3020078.3021786"},{"key":"e_1_3_2_1_16_1","unstructured":"JEDEC. DDR4 SDRAM Standard. (2017). https:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-4a"},{"key":"e_1_3_2_1_17_1","unstructured":"Micron. DDR4 SDRAM Verilog Model. (2016). https:\/\/www.micron.com\/~\/media\/documents\/products\/sim-model\/dram\/ddr4\/ddr4_verilog_models.zip"},{"key":"e_1_3_2_1_18_1","unstructured":"NanGate. The NanGate 45nm Open Cell Library. (2008). http:\/\/www.nangate.com"},{"key":"e_1_3_2_1_19_1","unstructured":"Rambus. DRAM Power Model. (2016). https:\/\/www.rambus.com\/energy\/"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"San Diego California","acronym":"ICCAD '18","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240831","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:33Z","timestamp":1750208253000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240831"}},"subtitle":["processing binary convolutional neural network in commodity DRAM"],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":19,"alternative-id":["10.1145\/3240765.3240831","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3240831","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}