{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T11:02:48Z","timestamp":1790506968407,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF ICN-WEN","award":["1719403"],"award-info":[{"award-number":["1719403"]}]},{"name":"NSF InTrans Award","award":["CCF-1436827"],"award-info":[{"award-number":["CCF-1436827"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240838","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":99,"title":["PolySA"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1177220"},{"key":"e_1_3_2_1_2_1","unstructured":"Amazon. 2018. Amazon EC2 F1 Instances. (2018). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1"},{"key":"e_1_3_2_1_4_1","volume-title":"Sylvain Girbal and et al","author":"Bastoul C\u00e9dric","year":"2003","unstructured":"C\u00e9dric Bastoul, Albert Cohen, Sylvain Girbal and et al. 2003. Putting Polyhedral Loop Transformations to Work. In LCPC. College Station, Texas, 209--225."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"Mohamed-Walid Benabderrahmane Louis-No\u00ebl Pouchet and et al. 2010. The Polyhedral Model is More Widely Applicable Than You Think. In ETAPS (CC'10\/ETAPS'10). Springer-Verlag Berlin Heidelberg 283--303. 10.1007\/978-3-642-11970-5_16","DOI":"10.1007\/978-3-642-11970-5_16"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"Uday Bondhugula J. Ramanujam and P. Sadayappan. 2007. Automatic Mapping of Nested Loops to FPGAS. In PPoPP. ACM New York NY USA 101--111. 10.1145\/1229428.1229446","DOI":"10.1145\/1229428.1229446"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_9_1","volume-title":"Cody Hao Yu, and Peipei Zhou","author":"Cong Jason","year":"2018","unstructured":"Jason Cong, Peng Wei, Cody Hao Yu, and Peipei Zhou. 2018. Latte: Locality Aware Transformation for High-Level Synthesis. In FCCM."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel. 2017. Accelerating Genomics Research with QpenCL\u2122 and FPGAs. (2017). https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/wp\/wp-accelerating-genomics-opencl-fpgas.pdf"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859562"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","unstructured":"Norman P. Jouppi Cliff Young Nishant Patil David Patterson and et al. 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit In ISCA 12. 10.1145\/3079856.3080246","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/30396"},{"key":"e_1_3_2_1_14_1","unstructured":"Dominique Lavenier Patrice Quinton and Sanjay Rajopadhye. 1999. Advanced Systolic Design. (1999)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00925828"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263719"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"Duncan Moss Srivatsan Krishnan Eriko Nurvitadhi and et al 2018. A Customizable Matrix Multiplication Framework for the Intel HARPv2 Platform - A Deep Learning Case Study. In FPGA. 10.1145\/3174243.3174258","DOI":"10.1145\/3174243.3174258"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375594"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(90)90105-I"},{"key":"e_1_3_2_1_20_1","volume-title":"Programmatic Control of a Compiler for Generating High-performance Spatial Hardware. CoRR abs\/1711.07606","author":"Rong Hongbo","year":"2017","unstructured":"Hongbo Rong. 2017. Programmatic Control of a Compiler for Generating High-performance Spatial Hardware. CoRR abs\/1711.07606 (2017). arXiv:1711.07606"},{"key":"e_1_3_2_1_21_1","volume-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition. CoRR abs\/1409.1556","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very Deep Convolutional Networks for Large-Scale Image Recognition. CoRR abs\/1409.1556 (2014). arXiv:1409.1556"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008122812813"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_24_1","volume-title":"Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions. CoRR abs\/1802.04730","author":"Vasilache Nicolas","year":"2018","unstructured":"Nicolas Vasilache, Oleksandr Zinenko, Theodoros Theodoridis, and et al. 2018. Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions. CoRR abs\/1802.04730 (2018). arXiv:1802.04730"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/230762.230766"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"San Diego California","acronym":"ICCAD '18","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240838","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:33Z","timestamp":1750208253000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240838"}},"subtitle":["polyhedral-based systolic array auto-compilation"],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":25,"alternative-id":["10.1145\/3240765.3240838","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3240838","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}