{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:38Z","timestamp":1750221038361,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3243467","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Customized locking of IP blocks on a multi-million-gate SoC"],"prefix":"10.1145","author":[{"given":"Abhrajit","family":"Sengupta","sequence":"first","affiliation":[{"name":"New York University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammed","family":"Nabeel","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammed","family":"Ashraf","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University and New York University Abu Dhabi, Abu Dhabi, UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1362903.1362923"},{"key":"e_1_3_2_1_2_1","unstructured":"ARM. 2017. Physical Security Solutions. https:\/\/www.arm.com\/products\/security-on-arm\/physical-security-solutions. (2017)."},{"key":"e_1_3_2_1_3_1","first-page":"195","article-title":"Split Manufacturing Method for Advanced Semiconductor Circuits. (2007)","volume":"7","author":"Jarvis R.W.","year":"2007","unstructured":"R.W. Jarvis and M.G. McIntyre. 2007. Split Manufacturing Method for Advanced Semiconductor Circuits. (2007). US Patent 7,195,931.","journal-title":"US Patent"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"key":"e_1_3_2_1_5_1","unstructured":"S. Leef. 2017. In Pursuit of Secure Silicon. http:\/\/textlab.io\/doc\/22959027\/mr.-serge-leef-vp-new-ventures-mentor-graphics. (2017)."},{"key":"e_1_3_2_1_6_1","unstructured":"Assistant Secretary of Defense for Research and Engineering. 2018. Common Evaluation Platform. https:\/\/github.com\/mit-ll\/CEP. (2018)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_10_1","volume-title":"Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement. (2008). www.semi.org\/en\/Issues\/IntellectualProperty\/ssLINK\/P043785 {June 10","author":"SEMI.","year":"2015","unstructured":"SEMI. 2008. Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement. (2008). www.semi.org\/en\/Issues\/IntellectualProperty\/ssLINK\/P043785 {June 10, 2015}."},{"volume-title":"Secure Logic Locking. In 2018 IEEE 36th VLSI Test Symposium (VTS). 1--6.","author":"Sengupta A.","key":"e_1_3_2_1_11_1","unstructured":"A. Sengupta, M. Nabeel, M. Yasin, and O. Sinanoglu. 2018. ATPG-based Cost-effective, Secure Logic Locking. In 2018 IEEE 36th VLSI Test Symposium (VTS). 1--6."},{"volume-title":"AppSAT: Approximately Deobfuscating Integrated Circuits. In IEEE International Symposium on Hardware Oriented Security and Trust. 95--100","author":"Shamsi K.","key":"e_1_3_2_1_12_1","unstructured":"K. Shamsi, M. Li, T. Meade, Z. Zhao, D.P. Z., and Y. Jin. 2017. AppSAT: Approximately Deobfuscating Integrated Circuits. In IEEE International Symposium on Hardware Oriented Security and Trust. 95--100."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Y. Shen and H. Zhou. 2017. Double DIP: Re-Evaluating Security of Logic Encryption Algorithms. Cryptology ePrint Archive Report 2017\/290. (2017). http:\/\/eprint.iacr.org\/2017\/290. 10.1145\/3060403.3060469","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.243"},{"key":"e_1_3_2_1_15_1","unstructured":"N. Smart. 2012. ECRYPT II Yearly Report on Algorithms and Keysizes (2011--2012). http:\/\/www.ecrypt.eu.org\/ecrypt2\/documents\/D.SPA.20.pdf. (2012)."},{"key":"e_1_3_2_1_16_1","unstructured":"E. Sperling. 2012. Engineering Change Orders Revisited. https:\/\/semiengineering.com\/engineering-change-orders-revisited. (2012)."},{"volume-title":"Evaluating the Security of Logic Encryption Algorithms. In IEEE International Symposium on Hardware Oriented Security and Trust. 137--143","author":"Subramanyan P.","key":"e_1_3_2_1_17_1","unstructured":"P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the Security of Logic Encryption Algorithms. In IEEE International Symposium on Hardware Oriented Security and Trust. 137--143."},{"key":"e_1_3_2_1_18_1","unstructured":"SypherMedia. 2017. Circuit Camouflage Technology. https:\/\/www.insidesecure.com\/Products\/Silicon-IP\/Circuit-Camouflage-Technology. (2017)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"volume-title":"Mitigating SAT Attack on Logic Locking. In International Conference on Cryptographic Hardware and Embedded Systems. 127--146","author":"Xie Y.","key":"e_1_3_2_1_20_1","unstructured":"Y. Xie and A. Srivastava. 2016. Mitigating SAT Attack on Logic Locking. In International Conference on Cryptographic Hardware and Embedded Systems. 127--146."},{"volume-title":"Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks. In International Conference on Cryptographic Hardware and Embedded Systems. 189--210","author":"Xu X.","key":"e_1_3_2_1_21_1","unstructured":"X. Xu, B. Shakya, M. Tehranipoor, and D. Forte. 2017. Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks. In International Conference on Cryptographic Hardware and Embedded Systems. 189--210."},{"volume-title":"SARLock: SAT Attack Resistant Logic Locking. In IEEE International Symposium on Hardware Oriented Security and Trust. 236--241","author":"Yasin M.","key":"e_1_3_2_1_22_1","unstructured":"M. Yasin, B. Mazumdar, J. Rajendran, and O. Sinanoglu. 2016. SARLock: SAT Attack Resistant Logic Locking. In IEEE International Symposium on Hardware Oriented Security and Trust. 236--241."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.31703\/gpr.2016(I-I).01"},{"key":"e_1_3_2_1_24_1","unstructured":"M. Yasin B. Mazumdar O. Sinanoglu and J. Rajendran. 2017. Removal Attacks on Logic Locking and Camouflaging Techniques. IEEE Transactions on Emerging Topics in Computing (2017) 1--1."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"e_1_3_2_1_27_1","first-page":"1","article-title":"Ultra-Low Power, Secure IoT Platform for Predicting Cardiovascular Diseases","volume":"99","author":"Yasin M.","year":"2017","unstructured":"M. Yasin, T. Tekeste, H. Saleh, B. Mohammad, O. Sinanoglu, and M. Ismail. 2017. Ultra-Low Power, Secure IoT Platform for Predicting Cardiovascular Diseases. IEEE Transactions on Circuits and Systems I: Regular Papers PP, 99 (2017), 1--14.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers PP"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199707"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '18"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3243467","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3243467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:43Z","timestamp":1750207423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3243467"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":28,"alternative-id":["10.1145\/3240765.3243467","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3243467","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}