{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:38Z","timestamp":1750221038373,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1751064"],"award-info":[{"award-number":["1751064"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3243472","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Emerging reconfigurable nanotechnologies"],"prefix":"10.1145","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[{"name":"CfAED Technische Universit\u00e4t Dresden, Germany"}]},{"given":"Srivatsa","family":"Srinivasa","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Patsy","family":"Cadareanu","sequence":"additional","affiliation":[{"name":"The University of Utah"}]},{"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}]},{"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[{"name":"The University of Utah"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"CfAED Technische Universit\u00e4t Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1362903.1362923"},{"volume-title":"NEWCAS.","year":"2013","key":"e_1_3_2_1_2_1","unstructured":"Luca Amar\u00f9, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli \"Efficient arithmetic logic gates using double-gate silicon nanowire FETs\". In: NEWCAS. 2013."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"e_1_3_2_1_4_1","volume-title":"Computing with ferroelectric FETs: Devices, models, systems, and applications","author":"Aziz A.","year":"2018","unstructured":"A. Aziz et al. \"Computing with ferroelectric FETs: Devices, models, systems, and applications\". In: DATE. 2018."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903041"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972169"},{"volume-title":"Design and optimization of FeFET-hased crossbars for binary convolution neural networks","year":"2018","key":"e_1_3_2_1_8_1","unstructured":"Xiaoming Chen et al. \"Design and optimization of FeFET-hased crossbars for binary convolution neural networks\". In: DATE. 2018."},{"volume-title":"Camouflaging a standard cell based integrated circuit\". Pat. 8151235","year":"2012","key":"e_1_3_2_1_9_1","unstructured":"Lap Wai Chow et al. \"Camouflaging a standard cell based integrated circuit\". Pat. 8151235. 2012."},{"key":"e_1_3_2_1_10_1","first-page":"294","article-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating an field oxide","volume":"7","author":"Baukus P","year":"2007","unstructured":"Lap-Wai Chow, James P Baukus, and William M Clark Jr. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating an field oxide. US Patent 7,294,935. 2007.","journal-title":"US Patent"},{"key":"e_1_3_2_1_11_1","first-page":"111","article-title":"Building block for a secure CMOS logic cell library","volume":"8","author":"Cocchi P","year":"2012","unstructured":"Ronald P Cocchi et al. Building block for a secure CMOS logic cell library. US Patent 8,111,089. 2012.","journal-title":"US Patent"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346955"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203701g"},{"volume-title":"Estimating the global economic and social impacts of counterfeiting and piracy","year":"2011","key":"e_1_3_2_1_15_1","unstructured":"Frontier Economics Ltd, London. Estimating the global economic and social impacts of counterfeiting and piracy. 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801302"},{"volume-title":"A polarity-controllable graphene inverter","year":"2010","key":"e_1_3_2_1_17_1","unstructured":"Naoki Harada et al. \"A polarity-controllable graphene inverter\". In: Applied Physics Letters (2010)."},{"issue":"9","key":"e_1_3_2_1_18_1","first-page":"23919720","article-title":"Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole Transport","volume":"13","year":"2013","unstructured":"Andr\u00e9 Heinzig et al. \"Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole Transport\". In: Nano Letters 13.9 (2013). PMID: 23919720, pp. 4176--4181. eprint","journal-title":"Nano Letters"},{"volume-title":"Reconfigurable silicon nanowire transistors","year":"2012","key":"e_1_3_2_1_19_1","unstructured":"Andr\u00e9 Heinzig et al. \"Reconfigurable silicon nanowire transistors\". In: Nano Letters (2012)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2423096"},{"volume-title":"Split-Fabrication Obfuscation: Metrics and Techniques","year":"2014","key":"e_1_3_2_1_22_1","unstructured":"Meenatchi Jagasivamani et al. \"Split-Fabrication Obfuscation: Metrics and Techniques\". In: HOST. 2014."},{"key":"e_1_3_2_1_23_1","volume-title":"ISVLSL","author":"Jao N.","year":"2018","unstructured":"N. Jao. \"Harnessing Emerging Technology for Compute-In-Memory Support\". In: ISVLSL 2018."},{"key":"e_1_3_2_1_24_1","unstructured":"Matthew Jacob Jerry et al. \"A Ferroelectric field effect transistor based synaptic weight cell\". In: Journal of Physics D: Applied Physics (2018)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559049"},{"volume-title":"HOST.","year":"2013","key":"e_1_3_2_1_26_1","unstructured":"Yier Jin, Bo Yang, and Yiorgos Makris. \"Cycle-accurate information assurance by proof-carrying based signal sensitivity tracing\". In: HOST. 2013."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2369741"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2329919"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"e_1_3_2_1_32_1","first-page":"8.4.1","volume-title":"IEDM Tech. Dig.","author":"De M","year":"2012","unstructured":"M De Marchi et al. \"Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs\". In: IEDM Tech. Dig. (2012), pp. 8.4.1--8.4.4."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838456"},{"volume-title":"The RFET a reconfigurable nanowire transistor and its application to novel electronic circuits and systems","year":"2017","key":"e_1_3_2_1_34_1","unstructured":"Thomas Mikolajick et al. \"The RFET a reconfigurable nanowire transistor and its application to novel electronic circuits and systems\". In: Semiconductor Science and Technology (2017)."},{"key":"e_1_3_2_1_35_1","first-page":"5976","volume-title":"Electrostatically Reversible Polarity of Ambipolar &alpha","author":"Nakaharai S.","year":"2015","unstructured":"S. Nakaharai et al. \"Electrostatically Reversible Polarity of Ambipolar &alpha; MoTe2 Transistors\". In: ACS Nano 9.6 (2015), pp. 5976--5983."},{"key":"e_1_3_2_1_36_1","first-page":"71","volume-title":"IEDM Tech. Dig.","author":"Natarajan S.","year":"2014","unstructured":"S. Natarajan et al. \"A 14nm logic technology featuring 2nd-generalion FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 &mu; m<sup>2<\/sup> SRAM cell size\". In: IEDM Tech. Dig. (2014), pp. 71--73."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1102896"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.279"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342080"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342110"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130460"},{"key":"e_1_3_2_1_44_1","volume-title":"Fault Analysis-Based Logic Encryption","author":"Rajendran J.","year":"2013","unstructured":"J. Rajendran et al. \"Fault Analysis-Based Logic Encryption\". In: TOC (2013)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"e_1_3_2_1_47_1","volume-title":"Resta et al. \"Polarity control in WSe2 double-gate transistors","author":"V.","year":"2016","unstructured":"Giovanni V. Resta et al. \"Polarity control in WSe2 double-gate transistors\". In: Scientific Reports (2016)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2018.2821638"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747942"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.31"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218645"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898087"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837496"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218653"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971846"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065389"},{"issue":"9","key":"e_1_3_2_1_60_1","first-page":"1411","article-title":"On Improving the Security of Logic Locking","volume":"35","author":"Yasin M.","year":"2016","unstructured":"M. Yasin et al. \"On Improving the Security of Logic Locking\". In: TCAD 35.9 (2016), pp. 1411--1424.","journal-title":"TCAD"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130719"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b00668"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"e_1_3_2_1_65_1","first-page":"339","volume-title":"IEDM Tech. Dig.","year":"2014","unstructured":"Jian Zhang et al. \"A Schottky-Barrier Silicon FinFET with 6.0mV\/dec Subthreshold Slope over 5 Decades of Current\". In: IEDM Tech. Dig. (2014), pp. 339--342."},{"issue":"6","key":"e_1_3_2_1_66_1","first-page":"452","article-title":"On Temperature Dependency of Steep Subthreshold Slope in Dual-Independent-Gate FinFET","volume":"3","year":"2015","unstructured":"Jian Zhang et al. \"On Temperature Dependency of Steep Subthreshold Slope in Dual-Independent-Gate FinFET\". In: JEDS 3.6 (2015), pp. 452--456.","journal-title":"JEDS"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '18"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3243472","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3243472","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3243472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:44Z","timestamp":1750207424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3243472"}},"subtitle":["can they support future electronics?"],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":66,"alternative-id":["10.1145\/3240765.3243472","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3243472","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}