{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:49:49Z","timestamp":1781884189364,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3243490","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"first","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Uzair","family":"Sharif","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2014. OpenRISC 1000 Architecture Manual V1.1. http:\/\/opencores.org. (2014)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243475"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054910"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897996"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2830840.2830863"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744798"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2015.16"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243491"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.67"},{"key":"e_1_3_2_1_11_1","volume-title":"2009 IEEE 15th International Symposium on High Performance Computer Architecture. 105--116","author":"Li M. L.","unstructured":"M. L. Li, P. Ramachandran, U. R. Karpuzcu, S. K. S. Hari, and S. V. Adve. 2009. Accurate microarchitecture-level fault modeling for studying hardware faults. In 2009 IEEE 15th International Symposium on High Performance Computer Architecture. 105--116."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130265.3138858"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"D. Mueller-Gritschneder M. Dittrich J. Weinzierl E. Cheng S. Mitra and U. Schlichtmann. 2018. ETISS-ML: A multi-level instruction set simulator with RTL-level fault injection support for the evaluation of cross-layer resiliency techniques. In 2018 Design Automation and Test in Europe (DATE). 609--612.","DOI":"10.23919\/DATE.2018.8342081"},{"key":"e_1_3_2_1_14_1","volume-title":"2013 IEEE\/RSJ International Conference on Intelligent Robots and Systems. 1321--1326","author":"Rohmer E.","unstructured":"E. Rohmer, S. P. N. Singh, and M. Freese. 2013. V-REP: A versatile and scalable robot simulation framework. In 2013 IEEE\/RSJ International Conference on Intelligent Robots and Systems. 1321--1326."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"W. Snyder. 2017. Introduction to Verilator. veripool.org. (2017).","DOI":"10.18574\/nyu\/9780814769867.003.0002"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250719"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243486"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"San Diego California","acronym":"ICCAD '18","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3243490","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3243490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:44Z","timestamp":1750207424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3243490"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":17,"alternative-id":["10.1145\/3240765.3243490","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3243490","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}