{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:38Z","timestamp":1750221038465,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Fraunhofer High Performance Center for Secure Connected Systems of Munich"},{"name":"German Federal Ministry of Education and Research (BMBF)","award":["01IS160253"],"award-info":[{"award-number":["01IS160253"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3274038","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Security aspects of neuromorphic MPSoCs"],"prefix":"10.1145","author":[{"given":"Johanna","family":"Sepulveda","sequence":"first","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cezar","family":"Reinbrecht","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Philippe","family":"Diguet","sequence":"additional","affiliation":[{"name":"CNRS, Lab-STICC, Lorient, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Apple. 2017. iPhone 8 - Technical Specifications. (2017). https:\/\/www.apple.com\/iphone-8\/specs\/."},{"key":"e_1_3_2_1_2_1","volume-title":"Low Latency FPGA Implementation of Izhikevich-Neuron Model. International Embedded Systems Symposium. Springer","author":"Bandeira Vitor","year":"2015","unstructured":"Vitor Bandeira, Vivianne L. Costa, Guilherme Bontorin, and Ricardo Reis. 2015. Low Latency FPGA Implementation of Izhikevich-Neuron Model. International Embedded Systems Symposium. Springer (2015), 210--217."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862424"},{"key":"e_1_3_2_1_4_1","first-page":"699","article-title":"Neurogrid","volume":"102","author":"Benjamin B. V.","year":"2014","unstructured":"B. V. Benjamin, P. Gao, E. McQuinn, S. Choudhary, A. R. Chandrasekaran, J. Bussat, R. Alvarez-Icaza, J. V. Arthur, P. A. Merolla, and K. Boahen. 2014. Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations. Proc. IEEE 102, 5 (2014), 699--716.","journal-title":"A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations. Proc. IEEE"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2613847"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555692.2555711"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/648254.752700"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/908740"},{"volume-title":"Cloning Physically Unclonable Functions. In 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 1--6.","author":"Helfmeier C.","key":"e_1_3_2_1_12_1","unstructured":"C. Helfmeier, C. Boit, D. Nedospasov, and J. Seifert. 2013. Cloning Physically Unclonable Functions. In 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 1--6."},{"volume-title":"Evolution of the primate brain: from neuron to behavior","author":"Hofman Michel A","key":"e_1_3_2_1_13_1","unstructured":"Michel A Hofman and Dean Falk. 2012. Evolution of the primate brain: from neuron to behavior. Vol. 195. Elsevier."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841161"},{"volume-title":"HUAWEI Reveals the Future of Mobile AI at IFA","year":"2017","key":"e_1_3_2_1_15_1","unstructured":"Huawei. 2017. HUAWEI Reveals the Future of Mobile AI at IFA 2017. (2017). https:\/\/consumer.huawei.com\/en\/press\/news\/2017\/ifa2017-kirin970\/."},{"key":"e_1_3_2_1_16_1","volume-title":"IBM demos event-based gesture recognition using a brain-inspired chip at CVPR","author":"IBM.","year":"2017","unstructured":"IBM. 2017. IBM demos event-based gesture recognition using a brain-inspired chip at CVPR 2017. (2017). https:\/\/www.ibm.com\/blogs\/research\/2017\/07\/brain-inspired-cvpr-2017."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"volume-title":"2015 IEEE International Electron Devices Meeting (IEDM). 17","author":"Kim S.","key":"e_1_3_2_1_18_1","unstructured":"S. Kim, M. Ishii, S. Lewis, T. Perri, M. BrightSky, W. Kim, R. Jordan, G. W. Burr, N. Sosa, A. Ray, J. . Han, C. Miller, K. Hosokawa, and C. Lam. 2015. NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning. In 2015 IEEE International Electron Devices Meeting (IEDM). 17.1.1--17.1.4."},{"key":"e_1_3_2_1_19_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P'19)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher, Jann Horn, Anders Fogh, , Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P'19)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/646764.703989"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_22_1","volume-title":"CrossNets: High-Performance Neuromorphic Architectures for CMOL Circuits. 1006 (01","author":"Likharev Konstantin","year":"2004","unstructured":"Konstantin Likharev, Andreas Mayr, Ibrahim Muckra, and Ozg\u00c3\u010c\u00c2ijr T\u00c3\u010c\u00c2ijrel. 2004. CrossNets: High-Performance Neuromorphic Architectures for CMOL Circuits. 1006 (01 2004), 146--63."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277276"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"e_1_3_2_1_25_1","volume-title":"397--401","author":"Moehlis Jeff","year":"2008","unstructured":"Jeff Moehlis. 2008. SIAM Rev. 50, 2 (2008), 397--401. http:\/\/www.jstor.org\/stable\/20454122"},{"key":"e_1_3_2_1_26_1","volume-title":"Real-Time Classification and Sensor Fusion with a Spiking Deep Belief Network. 7 (10","author":"O'Connor Peter","year":"2013","unstructured":"Peter O'Connor, Dan Neil, Shih-Chii Liu, Tobi Delbruck, and Michael Pfeiffer. 2013. Real-Time Classification and Sensor Fusion with a Spiking Deep Belief Network. 7 (10 2013), 178."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"volume-title":"Meet the high-performance engine that makes AI even smarter.","year":"2017","key":"e_1_3_2_1_28_1","unstructured":"Qualcomm. 2017. Meet the high-performance engine that makes AI even smarter. (2017). https:\/\/www.qualcomm.com\/snapdragon\/artificial-intelligence."},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 648--653","author":"Reinbrecht C.","key":"e_1_3_2_1_29_1","unstructured":"C. Reinbrecht, B. Forlin, A. Zankl, and J. Sep\u00c3\u017elveda. 2018. Earthquake x2014; A NoC-based optimized differential cache-collision attack for MPSoCs. In 2018 Design, Automation Test in Europe Conference Exhibition (DATE). 648--653."},{"volume-title":"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 601--606","author":"Reinbrecht C.","key":"e_1_3_2_1_30_1","unstructured":"C. Reinbrecht, A. Susin, L. Bossuet, and J. Sepulveda. 2016. Gossip NoC - Avoiding Timing Side-Channel Attacks through Traffic Management. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 601--606."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.9"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/829507.830220"},{"key":"e_1_3_2_1_33_1","unstructured":"Dominik Schmidt. 2014. Automated Characterization of a Wafer-Scale Neuromorphic Hardware System. Masterarbeit. Universit\u00e4t Heidelberg."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"J. Sepulveda C. Reinbrecht S. Payandeh B. Niazmand and G. Jervan. 2018. Understanding MPSoCs: Exploiting Memory Microarchitectural Vulnerabilities of High Performance NoC-Based MPSoCs. In SAMOS XVIII International Conference on Embedded Computer Systems: Architectures Modeling and Simulation. 1--6.","DOI":"10.1145\/3229631.3239367"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '18"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3274038","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3274038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:44Z","timestamp":1750207424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3274038"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":34,"alternative-id":["10.1145\/3240765.3274038","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3274038","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}