{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T21:05:08Z","timestamp":1762808708219,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T00:00:00Z","timestamp":1547424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel PhD fellowship"},{"DOI":"10.13039\/501100002183","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","award":["SMDP-C2SD, YFRF Visvesvaraya PhD Scheme"],"award-info":[{"award-number":["SMDP-C2SD, YFRF Visvesvaraya PhD Scheme"]}],"id":[{"id":"10.13039\/501100002183","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2019,1,31]]},"abstract":"<jats:p>\n            Communication between different IP cores in MPSoCs and HMPs often results in clock domain crossing. Asynchronous network on chip (NoC) support communication in such heterogeneous set-ups. While there are a large number of tools to model NoCs for synchronous systems, there is very limited tool support to model communication for multi-clock domain NoCs and analyse them. In this article, we propose the\n            <jats:bold>P<\/jats:bold>\n            luggable\n            <jats:bold>A<\/jats:bold>\n            synchronous\n            <jats:bold>NE<\/jats:bold>\n            twork on Chip (PANE) simulator, which allows system-level simulation of asynchronous network on chip (NoC). PANE allows design space exploration of synchronous, asynchronous, and mixed synchronous-asynchronous(heterogeneous) NoC for various system-level NoC parameters such as packet latencies, throughput, network saturation point and power analysis. PANE supports a large range of NoC configurations\u2014routing algorithms, topologies, network sizes, and so on\u2014for both synthetic and real traffic patterns. We demonstrate the application of PANE by using synchronous routers, asynchronous routers, and a mix of asynchronous and synchronous routers. One of the key advantages of PANE is that it allows a seamless transition from synchronous to asynchronous NoC simulators while keeping pace with the developments in synchronous NoC tools as they can be integrated with PANE.\n          <\/jats:p>","DOI":"10.1145\/3241051","type":"journal-article","created":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T13:16:39Z","timestamp":1547471799000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["PANE"],"prefix":"10.1145","volume":"15","author":[{"given":"Sneha N.","family":"Ved","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Gandhinagar, Gandhinagar, Gujarat, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sarabjeet","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Gandhinagar, Gandhinagar, Gujarat, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9646-1941","authenticated-orcid":false,"given":"Joycee","family":"Mekie","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Gandhinagar, Gandhinagar, Gujarat, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,1,14]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"&lsqb;n.d.&rsqb;. BookSim2 Simulator. Retrieved from http:\/\/nocs.stanford.edu\/booksim.html.  &lsqb;n.d.&rsqb;. BookSim2 Simulator. Retrieved from http:\/\/nocs.stanford.edu\/booksim.html."},{"key":"e_1_2_1_2_1","unstructured":"&lsqb;n.d.&rsqb;. Gem5 Simulator. Retrieved from gem5.org.  &lsqb;n.d.&rsqb;. Gem5 Simulator. Retrieved from gem5.org."},{"key":"e_1_2_1_3_1","unstructured":"&lsqb;n.d.&rsqb;. HNOCS Simulator. Retrieved from http:\/\/hnocs.eew.technion.ac.il\/.  &lsqb;n.d.&rsqb;. HNOCS Simulator. Retrieved from http:\/\/hnocs.eew.technion.ac.il\/."},{"key":"e_1_2_1_4_1","unstructured":"&lsqb;n.d.&rsqb;. IVerilog. Retrieved from http:\/\/iverilog.icarus.com\/.  &lsqb;n.d.&rsqb;. IVerilog. Retrieved from http:\/\/iverilog.icarus.com\/."},{"key":"e_1_2_1_5_1","unstructured":"&lsqb;n.d.&rsqb;. Multi2Sim Simulator. Retrieved from http:\/\/www.multi2sim.org\/.  &lsqb;n.d.&rsqb;. Multi2Sim Simulator. Retrieved from http:\/\/www.multi2sim.org\/."},{"key":"e_1_2_1_6_1","unstructured":"&lsqb;n.d.&rsqb;. Noxim Simulator. Retrieved from http:\/\/noxim.sourceforge.net.  &lsqb;n.d.&rsqb;. Noxim Simulator. Retrieved from http:\/\/noxim.sourceforge.net."},{"key":"e_1_2_1_7_1","unstructured":"&lsqb;n.d.&rsqb;. Nvidia Tegra 2. Retrieved from http:\/\/www.nvidia.com\/object\/tegra-superchip.html.  &lsqb;n.d.&rsqb;. Nvidia Tegra 2. Retrieved from http:\/\/www.nvidia.com\/object\/tegra-superchip.html."},{"key":"e_1_2_1_8_1","unstructured":"&lsqb;n.d.&rsqb;. Nvidia Xavier. Retrieved from https:\/\/blogs.nvidia.com\/blog\/2016\/09\/28\/xavier\/.  &lsqb;n.d.&rsqb;. Nvidia Xavier. Retrieved from https:\/\/blogs.nvidia.com\/blog\/2016\/09\/28\/xavier\/."},{"key":"e_1_2_1_9_1","unstructured":"&lsqb;n.d.&rsqb;. OMNeT++. Retrieved from https:\/\/omnetpp.org\/.  &lsqb;n.d.&rsqb;. OMNeT++. Retrieved from https:\/\/omnetpp.org\/."},{"key":"e_1_2_1_10_1","unstructured":"&lsqb;n.d.&rsqb;. Sniper Simulator. Retrieved from http:\/\/snipersim.org\/w\/The_Sniper_Multi-Core_Simulator.  &lsqb;n.d.&rsqb;. Sniper Simulator. Retrieved from http:\/\/snipersim.org\/w\/The_Sniper_Multi-Core_Simulator."},{"volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201909)","author":"Agarwal Niket","key":"e_1_2_1_11_1","unstructured":"Niket Agarwal , Tushar Krishna , Li-Shiuan Peh , and Niraj K. Jha . 2009. GARNET: A detailed on-chip network model inside a full-system simulator . In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201909) . Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201909)."},{"key":"e_1_2_1_12_1","volume-title":"Balsa: An Asynchronous Circuit Synthesis System. Technical Report.","author":"Bardsley A.","year":"1999","unstructured":"A. Bardsley and D. A. Edwards . 1999 . Balsa: An Asynchronous Circuit Synthesis System. Technical Report. A. Bardsley and D. A. Edwards. 1999. Balsa: An Asynchronous Circuit Synthesis System. Technical Report."},{"volume-title":"A Designer\u2019s Guide to Asynchronous VLSI","author":"Beerel Peter A.","key":"e_1_2_1_13_1","unstructured":"Peter A. Beerel , Recep O. Ozdag , and Marcos Ferretti . 2010. A Designer\u2019s Guide to Asynchronous VLSI . Cambridge University Press . Peter A. Beerel, Recep O. Ozdag, and Marcos Ferretti. 2010. A Designer\u2019s Guide to Asynchronous VLSI. Cambridge University Press."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999993"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404157"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3138807"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.03.001"},{"key":"e_1_2_1_23_1","unstructured":"Amit Dua Adam Sherer and Umer Yousafzai. &lsqb;n.d.&rsqb;. Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements.  Amit Dua Adam Sherer and Umer Yousafzai. &lsqb;n.d.&rsqb;. Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014903"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541258"},{"key":"e_1_2_1_26_1","unstructured":"Brian \u201cBeej\u201d Hall. &lsqb;n.d.&rsqb;. Beej\u2019s Guide to Unix IPC. http:\/\/beej.us\/guide\/bgipc\/output\/html\/multipage\/unixsock.html. December 1 2015.  Brian \u201cBeej\u201d Hall. &lsqb;n.d.&rsqb;. Beej\u2019s Guide to Unix IPC. http:\/\/beej.us\/guide\/bgipc\/output\/html\/multipage\/unixsock.html. December 1 2015."},{"volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201913)","author":"Jiang Nan","key":"e_1_2_1_27_1","unstructured":"Nan Jiang , Daniel U. Becker , George Michelogiannakis , James D. Balfour , Brian Towles , David E. Shaw , John Kim , and William J. Dally . 2013. A detailed and flexible cycle-accurate network-on-chip simulator . In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201913) . Nan Jiang, Daniel U. Becker, George Michelogiannakis, James D. Balfour, Brian Towles, David E. Shaw, John Kim, and William J. Dally. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS\u201913)."},{"key":"e_1_2_1_28_1","unstructured":"Ken Kundert and Ian Clifford. 1993. Achieving Accurate Results With a Circuit Simulator. In IEE Colloquium on SPICE: Surviving Problems in Circuit Evaluation.  Ken Kundert and Ian Clifford. 1993. Achieving Accurate Results With a Circuit Simulator. In IEE Colloquium on SPICE: Surviving Problems in Circuit Evaluation."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 30th IEEE System-on-Chip Conference (SOCC\u201917)","author":"Le Le Thanh Tung Thanh","year":"2017","unstructured":"Tung Thanh Le Le Thanh , Rui Ning , Dan Zhao , Hongyi Wu Wu , and Magdy Bayoumi . 2017 . Optimizing the heterogeneous network on-chip design in manycore architectures . In Proceedings of the 30th IEEE System-on-Chip Conference (SOCC\u201917) . Tung Thanh Le Le Thanh, Rui Ning, Dan Zhao, Hongyi Wu Wu, and Magdy Bayoumi. 2017. Optimizing the heterogeneous network on-chip design in manycore architectures. In Proceedings of the 30th IEEE System-on-Chip Conference (SOCC\u201917)."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 6th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS\u201910)","author":"Lis Mieszko","year":"2010","unstructured":"Mieszko Lis , Keun Sup Shim , Myong Hyon Cho , Pengju Ren , Omer Khan , and Srinivas Devadas . 2010 . DARSIM: A parallel cycle-level NoC simulator . In Proceedings of the 6th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS\u201910) . Mieszko Lis, Keun Sup Shim, Myong Hyon Cho, Pengju Ren, Omer Khan, and Srinivas Devadas. 2010. DARSIM: A parallel cycle-level NoC simulator. In Proceedings of the 6th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS\u201910)."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000111"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936207"},{"key":"e_1_2_1_37_1","volume-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","author":"Sparso Jens","unstructured":"Jens Sparso and Steve Furber . 2010. Principles of Asynchronous Circuit Design: A Systems Perspective ( 1 st ed.). Springer . Jens Sparso and Steve Furber. 2010. Principles of Asynchronous Circuit Design: A Systems Perspective (1st ed.). Springer.","edition":"1"},{"volume-title":"Proceedings of the International Conference on Advanced Technologies for Communications (ATC\u201909)","author":"Thonnart Y.","key":"e_1_2_1_38_1","unstructured":"Y. Thonnart , X. Tran , P. Vivet , E. Beigne , F. Clermidy , and J. Durupt . 2009. An asynchronous low-power innovative network-On-chip including design-for-test capabilities . In Proceedings of the International Conference on Advanced Technologies for Communications (ATC\u201909) . Y. Thonnart, X. Tran, P. Vivet, E. Beigne, F. Clermidy, and J. Durupt. 2009. An asynchronous low-power innovative network-On-chip including design-for-test capabilities. In Proceedings of the International Conference on Advanced Technologies for Communications (ATC\u201909)."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870938"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ANSS.2006.5"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/1416222.1416290"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEmElec.2016.8074419"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 35th Annual International Symposium on Microarchitecture","author":"Wang Hangsheng","year":"2002","unstructured":"Hangsheng Wang , Xinping Zhu , Li-Shiuan Peh , and Sharad Malik . 2002 . Orion: A power-performance simulator for interconnection networks . In Proceedings of the 35th Annual International Symposium on Microarchitecture , Istanbul, Turkey , November 18-22, 2002 (MICRO\u201902). 294--305. Hangsheng Wang, Xinping Zhu, Li-Shiuan Peh, and Sharad Malik. 2002. Orion: A power-performance simulator for interconnection networks. In Proceedings of the 35th Annual International Symposium on Microarchitecture, Istanbul, Turkey, November 18-22, 2002 (MICRO\u201902). 294--305."},{"key":"e_1_2_1_45_1","unstructured":"Stephen Williams. 2013. Icarus Verilog Status and Goals.  Stephen Williams. 2013. Icarus Verilog Status and Goals."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130238"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3241051","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3241051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:46Z","timestamp":1750207426000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3241051"}},"subtitle":["Pluggable Asynchronous Network-on-Chip Simulator"],"short-title":[],"issued":{"date-parts":[[2019,1,14]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1,31]]}},"alternative-id":["10.1145\/3241051"],"URL":"https:\/\/doi.org\/10.1145\/3241051","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2019,1,14]]},"assertion":[{"value":"2017-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}