{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:17Z","timestamp":1750221257914,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,20]],"date-time":"2018-06-20T00:00:00Z","timestamp":1529452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,20]]},"DOI":"10.1145\/3241793.3241794","type":"proceedings-article","created":{"date-parts":[[2018,10,2]],"date-time":"2018-10-02T12:09:29Z","timestamp":1538482169000},"page":"1-3","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Harnessing Numerical Flexibility for Deep Learning on FPGAs"],"prefix":"10.1145","author":[{"given":"Andrew C.","family":"Ling","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed S.","family":"Abdelfattah","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shane","family":"O'Connell","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Bitar","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Han","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Dicecco","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suchit","family":"Subhaschandra","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris N.","family":"Johnson","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Denisenko","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josh","family":"Fender","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon R.","family":"Chiu","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"e_1_3_2_1_2_1","volume-title":"Keynote at Intel Developer's Forum","author":"Bryant Diane M.","year":"2016","unstructured":"Diane M. Bryant . 2016. Keynote at Intel Developer's Forum 2016 , San Francisco . (August 2016). https:\/\/newsroom.intel.com\/chip-shots\/2016-idf-keynotes-innovation-drives-technology-\\future-artificial-intelligence\/ Diane M. Bryant. 2016. Keynote at Intel Developer's Forum 2016, San Francisco. (August 2016). https:\/\/newsroom.intel.com\/chip-shots\/2016-idf-keynotes-innovation-drives-technology-\\future-artificial-intelligence\/"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177561"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Eric Chung Jeremy Fowers Kalin Ovtcharov Michael Papamichael Adrian Caulfield Todd Massengill Ming Liu Mahdi Ghandi Daniel Lo Steve Reinhardt Shlomi Alkalay Hari Angepat Derek Chiou Alessandro Forin Doug Burger Lisa Woods Gabriel Weisz Michael Haselman and Dan Zhang. 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. https:\/\/www.microsoft.com\/en-us\/research\/publication\/serving-dnns-real-time-datacenter-scale-project-brainwave\/  Eric Chung Jeremy Fowers Kalin Ovtcharov Michael Papamichael Adrian Caulfield Todd Massengill Ming Liu Mahdi Ghandi Daniel Lo Steve Reinhardt Shlomi Alkalay Hari Angepat Derek Chiou Alessandro Forin Doug Burger Lisa Woods Gabriel Weisz Michael Haselman and Dan Zhang. 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. https:\/\/www.microsoft.com\/en-us\/research\/publication\/serving-dnns-real-time-datacenter-scale-project-brainwave\/","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_1_5_1","volume-title":"Accelerating persistent neural networks at datacenter scale. HotChips","author":"al Chung Eric","year":"2017","unstructured":"Eric et. al Chung . 2017. Accelerating persistent neural networks at datacenter scale. HotChips . NVidia Corporation . 2017 . NVidia TensorRT. (2017). Eric et. al Chung. 2017. Accelerating persistent neural networks at datacenter scale. HotChips. NVidia Corporation. 2017. NVidia TensorRT. (2017)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629510"},{"key":"e_1_3_2_1_7_1","volume-title":"Deep Learning with INT8 Optimization on Xilinx Devices. white paper of Xilinx","author":"al Fu Yao","year":"2016","unstructured":"Yao et. al Fu . 2016. Deep Learning with INT8 Optimization on Xilinx Devices. white paper of Xilinx ( 2016 ). Yao et. al Fu. 2016. Deep Learning with INT8 Optimization on Xilinx Devices. white paper of Xilinx (2016)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174261"},{"key":"e_1_3_2_1_9_1","volume-title":"Ristretto: Hardware-Oriented Approximation of Convolutional Neural Networks. CoRR abs\/1605.06402","author":"Gysel Philipp","year":"2016","unstructured":"Philipp Gysel . 2016 . Ristretto: Hardware-Oriented Approximation of Convolutional Neural Networks. CoRR abs\/1605.06402 (2016). arXiv:1605.06402 http:\/\/arxiv.org\/abs\/1605.06402 Philipp Gysel. 2016. Ristretto: Hardware-Oriented Approximation of Convolutional Neural Networks. CoRR abs\/1605.06402 (2016). arXiv:1605.06402 http:\/\/arxiv.org\/abs\/1605.06402"},{"key":"e_1_3_2_1_10_1","volume-title":"Hardware-oriented Approximation of Convolutional Neural Networks. CoRR abs\/1604.03168","author":"Gysel Philipp","year":"2016","unstructured":"Philipp Gysel , Mohammad Motamedi , and Soheil Ghiasi . 2016. Hardware-oriented Approximation of Convolutional Neural Networks. CoRR abs\/1604.03168 ( 2016 ). arXiv:1604.03168 http:\/\/arxiv.org\/abs\/1604.03168 Philipp Gysel, Mohammad Motamedi, and Soheil Ghiasi. 2016. Hardware-oriented Approximation of Convolutional Neural Networks. CoRR abs\/1604.03168 (2016). arXiv:1604.03168 http:\/\/arxiv.org\/abs\/1604.03168"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021745"},{"key":"e_1_3_2_1_12_1","volume-title":"Iandola","author":"Forrest N","year":"2016","unstructured":"Forrest N et al. Iandola . 2016 . SqueezeNet: Alex Net-level accuracy with 50x fewer parameters andj 0.5 MB model size. arXiv preprint arXiv:1602.07360 (2016). Forrest N et al. Iandola. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters andj 0.5 MB model size. arXiv preprint arXiv:1602.07360 (2016)."},{"key":"e_1_3_2_1_13_1","volume-title":"Hinton","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E . Hinton . 2012 . Imagenet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems (NIPS '12). 1097--1105. Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. Imagenet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems (NIPS '12). 1097--1105."},{"key":"e_1_3_2_1_14_1","volume-title":"Enabling High-Performance Floating-Point Designs. white paper of Intel","author":"al Vishwanath Amulya","year":"2016","unstructured":"Amulya et. al Vishwanath . 2016. Enabling High-Performance Floating-Point Designs. white paper of Intel ( 2016 ). Amulya et. al Vishwanath. 2016. Enabling High-Performance Floating-Point Designs. white paper of Intel (2016)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174253"},{"key":"e_1_3_2_1_16_1","volume-title":"Wu","author":"Yonghui","year":"2016","unstructured":"Yonghui et al. Wu . 2016 . Google's neural machine translation system: Bridging the gap between human and machine translation. arXiv preprint arXiv:1609.08144 (2016). Yonghui et al. Wu. 2016. Google's neural machine translation system: Bridging the gap between human and machine translation. arXiv preprint arXiv:1609.08144 (2016)."}],"event":{"name":"HEART 2018: The 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART 2018","location":"Toronto ON Canada"},"container-title":["Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3241793.3241794","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3241793.3241794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:08:10Z","timestamp":1750212490000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3241793.3241794"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,20]]},"references-count":16,"alternative-id":["10.1145\/3241793.3241794","10.1145\/3241793"],"URL":"https:\/\/doi.org\/10.1145\/3241793.3241794","relation":{},"subject":[],"published":{"date-parts":[[2018,6,20]]},"assertion":[{"value":"2018-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}