{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:10Z","timestamp":1750221070303,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,27]],"date-time":"2018-07-27T00:00:00Z","timestamp":1532649600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,27]]},"DOI":"10.1145\/3242840.3242852","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T12:54:52Z","timestamp":1536843292000},"page":"138-143","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Exploring Slice-Energy Saving on an Video Processing FPGA Platform with Approximate Computing"],"prefix":"10.1145","author":[{"given":"Yunxiang","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaokun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Wu","sequence":"additional","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Lu","sequence":"additional","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kewei","family":"Sha","sequence":"additional","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Archit","family":"Gajjar","sequence":"additional","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Han","family":"He","sequence":"additional","affiliation":[{"name":"University of Houston-Clear Lake, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,27]]},"reference":[{"volume-title":"The 15th Intl. Conference on Information Technology-New Generations (ITNG), PP. 1--6","year":"2018","author":"He H.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132211.3132462"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3110713"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"X. Yang and W. Wen \"Design of A Pre-Scheduled Data Bus (DBUS) for Advanced Encryption Standard (AES) Encrypted System-on-Chips (SoCs) \" The 22nd Asia and South Pacific Design Automation Conference (ASP-DAC 2017) PP. 1--6 Chiba Japan Feb. 2017.  X. Yang and W. Wen \"Design of A Pre-Scheduled Data Bus (DBUS) for Advanced Encryption Standard (AES) Encrypted System-on-Chips (SoCs) \" The 22nd Asia and South Pacific Design Automation Conference (ASP-DAC 2017) PP. 1--6 Chiba Japan Feb. 2017.","DOI":"10.1109\/ASPDAC.2017.7858373"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.012"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.20"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878948"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2017.02.004"},{"key":"e_1_3_2_1_10_1","first-page":"4914301","article-title":"Comparative Power Analysis of An Adaptive Bus Encoding Method on The MBUS Structure","volume":"2017","author":"Yang X.","year":"2017","journal-title":"Journal of VLSI Design"},{"key":"e_1_3_2_1_11_1","first-page":"7","article-title":"A High Performance On-Chip Bus (MSBUS) Design and Verification","volume":"23","author":"Yang X.","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (TVLSI)"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2018916380"}],"event":{"name":"ICACS '18: 2018 2nd International Conference on Algorithms, Computing and Systems","sponsor":["Xi'an Jiaotong-Liverpool University Xi'an Jiaotong-Liverpool University"],"location":"Beijing China","acronym":"ICACS '18"},"container-title":["Proceedings of the 2018 2nd International Conference on Algorithms, Computing and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3242840.3242852","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3242840.3242852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:23Z","timestamp":1750208243000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3242840.3242852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,27]]},"references-count":12,"alternative-id":["10.1145\/3242840.3242852","10.1145\/3242840"],"URL":"https:\/\/doi.org\/10.1145\/3242840.3242852","relation":{},"subject":[],"published":{"date-parts":[[2018,7,27]]},"assertion":[{"value":"2018-07-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}