{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:44:18Z","timestamp":1772725458875,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243181","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T13:32:32Z","timestamp":1539178352000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["Near-side prefetch throttling"],"prefix":"10.1145","author":[{"given":"Wim","family":"Heirman","sequence":"first","affiliation":[{"name":"Intel Corporation"}]},{"given":"Kristof Du","family":"Bois","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Yves","family":"Vandriessche","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Stijn","family":"Eyerman","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Ibrahim","family":"Hur","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2016. APEX Application Benchmarks. http:\/\/www.lanl.gov\/projects\/apex\/  2016. APEX Application Benchmarks. http:\/\/www.lanl.gov\/projects\/apex\/"},{"key":"e_1_3_2_1_2_1","unstructured":"2016. Intel Cafe. https:\/\/github.com\/intel\/caffe  2016. Intel Cafe. https:\/\/github.com\/intel\/caffe"},{"key":"e_1_3_2_1_3_1","volume-title":"SPEC CPU2017 benchmark suite. https:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000081"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"Access Map Pattern Matching for High Performance Data Cache Prefetch","volume":"13","author":"Ishii Yasuo","year":"2011","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370837"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO). 1--12","author":"Kallurkar Prathmesh"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195711"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the International Conference on Neural Information Processing Systems (NIPS). 1097--1105","author":"Krizhevsky Alex","year":"2012"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654116"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 301--312","author":"Lin Wei-Fen","year":"2001"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.6"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2547392"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"e_1_3_2_1_26_1","unstructured":"Andres Rodriguez. 2016. Training and Deploying Deep Learning Networks with Caffe* Optimized for Intel<sup>\u00ae<\/sup> Architecture. Intel Developer Zone.  Andres Rodriguez. 2016. Training and Deploying Deep Learning Networks with Caffe* Optimized for Intel<sup>\u00ae<\/sup> Architecture. Intel Developer Zone."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2677956"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762710"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","location":"Limassol Cyprus","acronym":"PACT '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243181","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:39Z","timestamp":1750208259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243181"}},"subtitle":["adaptive prefetching for high-performance many-core processors"],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":32,"alternative-id":["10.1145\/3243176.3243181","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243181","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}