{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:20Z","timestamp":1750221080162,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-0320717,CCF-1563991"],"award-info":[{"award-number":["CCF-0320717,CCF-1563991"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243186","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T13:32:32Z","timestamp":1539178352000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Transactional pre-abort handlers in hardware transactional memory"],"prefix":"10.1145","author":[{"given":"Sunjae","family":"Park","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Christopher J.","family":"Hughes","sequence":"additional","affiliation":[{"name":"Intel"}]},{"given":"Milos","family":"Prvulovic","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510738"},{"volume-title":"Bloom Filter Guided Transaction Scheduling. In Intl. Symp. on High Performance Computer Architecture (HPCA '11)","author":"Blake G.","key":"e_1_3_2_1_2_1","unstructured":"G. Blake , R.G. Dreslinski , and T. Mudge . 2011 . Bloom Filter Guided Transaction Scheduling. In Intl. Symp. on High Performance Computer Architecture (HPCA '11) . 75--86. G. Blake, R.G. Dreslinski, and T. Mudge. 2011. Bloom Filter Guided Transaction Scheduling. In Intl. Symp. on High Performance Computer Architecture (HPCA '11). 75--86."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669133"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250667"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.24"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485942"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628086"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5649529"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_11_1","volume-title":"Pitfalls of Lazy Subscription. In Workshop on the Theory of Transactional Memory (WTTM '14)","author":"Dice Dave","year":"2014","unstructured":"Dave Dice , Timothy L. Harris , Alex Kogan , Yossi Lev , and Mark Moir . 2014 . Pitfalls of Lazy Subscription. In Workshop on the Theory of Transactional Memory (WTTM '14) . Dave Dice, Timothy L. Harris, Alex Kogan, Yossi Lev, and Mark Moir. 2014. Pitfalls of Lazy Subscription. In Workshop on the Theory of Transactional Memory (WTTM '14)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486165"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1582716.1582725"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855056"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Corporation. 2012. Intel\u00ae Architecture Instruction Set Extensions Programming Reference.  Intel Corporation. 2012. Intel\u00ae Architecture Instruction Set Extensions Programming Reference."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.19"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958224"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.9"},{"key":"e_1_3_2_1_23_1","volume-title":"STAMP: Stanford Transactional Applications for MultiProcessing. In IEEE International Symposium on Workload Characterization. 35--46","author":"Minh Chi Cao","year":"2008","unstructured":"Chi Cao Minh , Jaewoong Chung , Christos Kozyrakis , and Kunle Olukotun . 2008 . STAMP: Stanford Transactional Applications for MultiProcessing. In IEEE International Symposium on Workload Characterization. 35--46 . Chi Cao Minh, Jaewoong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford Transactional Applications for MultiProcessing. In IEEE International Symposium on Workload Characterization. 35--46."},{"volume-title":"2006 IEEE International Symposium on Workload Characterization. 2--2.","author":"Nethercote N.","key":"e_1_3_2_1_24_1","unstructured":"N. Nethercote , R. Walsh , and J. Fitzhardinge . 2006. \"Building Workload Characterization Tools with Valgrind \". In 2006 IEEE International Symposium on Workload Characterization. 2--2. N. Nethercote, R. Walsh, and J. Fitzhardinge. 2006. \"Building Workload Characterization Tools with Valgrind\". In 2006 IEEE International Symposium on Workload Characterization. 2--2."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2008.18"},{"key":"e_1_3_2_1_26_1","unstructured":"Jose Renau Basilio Fraguela James Tuck Wei Liu Milos Prvulovic Luis Ceze Smruti Sarangi Paul Sack Karin Strauss and Pablo Montesinos. 2005. SESC simulator. http:\/\/sesc.sourceforge.net.  Jose Renau Basilio Fraguela James Tuck Wei Liu Milos Prvulovic Luis Ceze Smruti Sarangi Paul Sack Karin Strauss and Pablo Montesinos. 2005. SESC simulator. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248414"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519093"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378584"},{"key":"e_1_3_2_1_30_1","unstructured":"Michael Wong and Victor Luchangco. 2014. SG5 Transactional Memory Support for C++ Update. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2014\/n4180.pdf.  Michael Wong and Victor Luchangco. 2014. SG5 Transactional Memory Support for C++ Update. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2014\/n4180.pdf."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248428"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693463"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"],"location":"Limassol Cyprus","acronym":"PACT '18"},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243186","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243186","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:39Z","timestamp":1750208259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243186"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":33,"alternative-id":["10.1145\/3243176.3243186","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243186","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}