{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T20:07:48Z","timestamp":1775246868498,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["IIS-1447826, IIS-1527984"],"award-info":[{"award-number":["IIS-1447826, IIS-1527984"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243187","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T09:32:32Z","timestamp":1539163952000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Massively parallel skyline computation for processing-in-memory architectures"],"prefix":"10.1145","author":[{"given":"Vasileios","family":"Zois","sequence":"first","affiliation":[{"name":"University Of California"}]},{"given":"Divya","family":"Gupta","sequence":"additional","affiliation":[{"name":"UPMEM SAS"}]},{"given":"Vassilis J.","family":"Tsotras","sequence":"additional","affiliation":[{"name":"University Of California"}]},{"given":"Walid A.","family":"Najjar","sequence":"additional","affiliation":[{"name":"University Of California"}]},{"given":"Jean-Francois","family":"Roy","sequence":"additional","affiliation":[{"name":"UPMEM SAS"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2015. UPMEM SDK. http:\/\/www.upmem.com\/wp-content\/uploads\/2017\/02\/20170210_SDK_One-Pager.pdf. 2015. UPMEM SDK. http:\/\/www.upmem.com\/wp-content\/uploads\/2017\/02\/20170210_SDK_One-Pager.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133803.2345676"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Wolf-Tilo Balke and Ulrich G\u00fcntzer. 2004. Multi-objective query processing for database systems. In VLDB. VLDB Endowment 936--947. Wolf-Tilo Balke and Ulrich G\u00fcntzer. 2004. Multi-objective query processing for database systems. In VLDB . VLDB Endowment 936--947.","DOI":"10.1016\/B978-012088469-8.50082-6"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1412331.1412343"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Christian Beecks Ira Assent and Thomas Seidl. 2011. Content-based multimedia retrieval in the presence of unknown user preferences. Advances in Multimedia Modeling (2011) 140--150. Christian Beecks Ira Assent and Thomas Seidl. 2011. Content-based multimedia retrieval in the presence of unknown user preferences. Advances in Multimedia Modeling (2011) 140--150.","DOI":"10.1007\/978-3-642-17832-0_14"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049053"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.14778\/2777598.2777605"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035962"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Stephan Borzsony Donald Kossmann and Konrad Stocker. 2001. The skyline operator. In ICDE. IEEE 421--430. Stephan Borzsony Donald Kossmann and Konrad Stocker. 2001. The skyline operator. In ICDE . IEEE 421--430.","DOI":"10.1109\/ICDE.2001.914855"},{"key":"e_1_3_2_1_12_1","unstructured":"Sean Chester Michael L Mortensen and Ira Assent. 2014. On the Suitability of Skyline Queries for Data Exploration.. In EDBT\/ICDT. IEEE 161--166. Sean Chester Michael L Mortensen and Ira Assent. 2014. On the Suitability of Skyline Queries for Data Exploration.. In EDBT\/ICDT . IEEE 161--166."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Sean Chester Darius \u0160idlauskas Ira Assent and Kenneth S B\u00f8gh. 2015. Scalable parallelization of skyline computation for multi-core processors. In ICDE. IEEE 1083--1094. Sean Chester Darius \u0160idlauskas Ira Assent and Kenneth S B\u00f8gh. 2015. Scalable parallelization of skyline computation for multi-core processors. In ICDE . IEEE 1083--1094.","DOI":"10.1109\/ICDE.2015.7113358"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Jan Chomicki Parke Godfrey Jarek Gryz and Dongming Liang. 2005. Skyline with presorting: Theory and optimizations. In IIPWM. Springer 595--604. Jan Chomicki Parke Godfrey Jarek Gryz and Dongming Liang. 2005. Skyline with presorting: Theory and optimizations. In IIPWM . Springer 595--604.","DOI":"10.1007\/3-540-32392-9_72"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compenvurbsys.2006.08.002"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-006-0029-7"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_20_1","unstructured":"Qi Guo Nikolaos Alachiotis Berkin Akin Fazle Sadi Guanglin Xu Tze Meng Low Larry Pileggi James C Hoe and Franz Franchetti. 2014. 3D-stacked memory-side acceleration: Accelerator and system design. In WoNDP. Qi Guo Nikolaos Alachiotis Berkin Akin Fazle Sadi Guanglin Xu Tze Meng Low Larry Pileggi James C Hoe and Franz Franchetti. 2014. 3D-stacked memory-side acceleration: Accelerator and system design. In WoNDP ."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356080"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Herbert Jordan Peter Thoman Juan J Durillo Simone Pellegrini Philipp Gschwandtner Thomas Fahringer and Hans Moritsch. 2012. A multi-objective auto-tuning framework for parallel codes. In SC. IEEE 1--12. Herbert Jordan Peter Thoman Juan J Durillo Simone Pellegrini Philipp Gschwandtner Thomas Fahringer and Hans Moritsch. 2012. A multi-objective auto-tuning framework for parallel codes. In SC. IEEE 1--12.","DOI":"10.1109\/SC.2012.7"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989333"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Hans-Peter Kriegel Matthias Renz and Matthias Schubert. 2010. Route skyline queries: A multi-preference path planning approach. In ICDE. IEEE 261--272. Hans-Peter Kriegel Matthias Renz and Matthias Schubert. 2010. Route skyline queries: A multi-preference path planning approach. In ICDE . IEEE 261--272.","DOI":"10.1109\/ICDE.2010.5447845"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Dominique Lavenier Jean Francois Roy and David Furodet. 2016. DNA mapping using Processor-in-Memory architecture. In BIBM. IEEE 1429--1435. Dominique Lavenier Jean Francois Roy and David Furodet. 2016. DNA mapping using Processor-in-Memory architecture. In BIBM . IEEE 1429--1435.","DOI":"10.1109\/BIBM.2016.7822732"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1739041.1739067"},{"key":"e_1_3_2_1_27_1","unstructured":"Ken CK Lee Baihua Zheng Huajing Li and Wang-Chien Lee. 2007. Approaching the skyline in Z order. In VLDB. VLDB Endowment 279--290. Ken CK Lee Baihua Zheng Huajing Li and Wang-Chien Lee. 2007. Approaching the skyline in Z order. In VLDB . VLDB Endowment 279--290."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Lifeng Nai Ramyad Hadidi Jaewoong Sim Hyojong Kim Pranith Kumar and Hyesoon Kim. 2017. GraphPIM: Enabling instruction-level PIM offloading in graph computing frameworks. In HPCA. IEEE 457--468. Lifeng Nai Ramyad Hadidi Jaewoong Sim Hyojong Kim Pranith Kumar and Hyesoon Kim. 2017. GraphPIM: Enabling instruction-level PIM offloading in graph computing frameworks. In HPCA . IEEE 457--468.","DOI":"10.1109\/HPCA.2017.54"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-017-1070-6"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2009.42"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2017.2654459"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2012.2196800"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.67"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSC.2008.65"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Linghao Song Xuehai Qian Hai Li and Yiran Chen. 2017. PipeLayer: A pipelined ReRAM-based accelerator for deep learning. In HPCA. IEEE 541--552. Linghao Song Xuehai Qian Hai Li and Yiran Chen. 2017. PipeLayer: A pipelined ReRAM-based accelerator for deep learning. In HPCA . IEEE 541--552.","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.11"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376642"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11036-012-0373-3"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.18"},{"key":"e_1_3_2_1_42_1","first-page":"155","article-title":"SPIRIT: spectral-aware pareto iterative ref\u0131nement optimization for supervised high-level synthesis","volume":"34","author":"Xydis Sotirios","year":"2015","journal-title":"TCAD"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","location":"Limassol Cyprus","acronym":"PACT '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243187","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243187","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T19:20:45Z","timestamp":1775244045000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243187"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":43,"alternative-id":["10.1145\/3243176.3243187","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243187","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}