{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T20:07:58Z","timestamp":1775246878353,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":67,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1705047, CNS-1557244"],"award-info":[{"award-number":["CNS-1705047, CNS-1557244"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243191","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T09:32:32Z","timestamp":1539163952000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["3D-Xpath"],"prefix":"10.1145","author":[{"given":"Sukhan","family":"Lee","sequence":"first","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiwon","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minchul","family":"Sung","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Alian","sequence":"additional","affiliation":[{"name":"UIUC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chankyung","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wooyeong","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reum","family":"Oh","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seongil","family":"O","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"UIUC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2016. SK Hynix to Push its DRAM Technology as Next Global Standards. http:\/\/www.ipnomics.net\/?p=15826 2016. SK Hynix to Push its DRAM Technology as Next Global Standards. http:\/\/www.ipnomics.net\/?p=15826"},{"key":"e_1_3_2_1_2_1","unstructured":"2017. iPerf - The ultimate speed test tool for TCP UDP and SCTP. https:\/\/iperf.fr\/ 2017. iPerf - The ultimate speed test tool for TCP UDP and SCTP. https:\/\/iperf.fr\/"},{"key":"e_1_3_2_1_3_1","unstructured":"2018. Apache http server project. https:\/\/httpd.apache.org\/ 2018. Apache http server project. https:\/\/httpd.apache.org\/"},{"key":"e_1_3_2_1_4_1","unstructured":"2018. memcached - a distributed memory object caching system. https:\/\/memcached.org\/ 2018. memcached - a distributed memory object caching system. https:\/\/memcached.org\/"},{"key":"e_1_3_2_1_5_1","unstructured":"2018. MySQL: The world's most popular open source database. https:\/\/httpd.apache.org\/ 2018. MySQL: The world's most popular open source database. https:\/\/httpd.apache.org\/"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"J. Ahn S. Li S. O and N. P. Jouppi. 2013. McSimA+: A Manycore Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling. In ISPASS. J. Ahn S. Li S. O and N. P. Jouppi. 2013. McSimA+: A Manycore Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling. In ISPASS .","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"e_1_3_2_1_7_1","unstructured":"M. Alian G. Dozsa U. Darbaz S. Diestelhorst D. Kim and N. S. Kim. 2017. dist-gem5: Distributed Simulation of Computer Clusters. In ISPASS. M. Alian G. Dozsa U. Darbaz S. Diestelhorst D. Kim and N. S. Kim. 2017. dist-gem5: Distributed Simulation of Computer Clusters. In ISPASS ."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"e_1_3_2_1_9_1","volume-title":"Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems. In MICRO.","author":"Asghari-Moghaddam H.","year":"2016"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"G. Ayers J. Ahn C. Kozyrakis and P. Ranganathan. 2018. Memory Hierarchy for Web Search. In HPCA. G. Ayers J. Ahn C. Kozyrakis and P. Ranganathan. 2018. Memory Hierarchy for Web Search. In HPCA .","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_2_1_11_1","unstructured":"S. Bhattacharya and V. Apte. 2006. A measurement study of the Linux TCP\/IP stack performance and scalability on SMP systems. In Communication System Software and Middleware. S. Bhattacharya and V. Apte. 2006. A measurement study of the Linux TCP\/IP stack performance and scalability on SMP systems. In Communication System Software and Middleware ."},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE International Symposium on Workload Characterization (IISWC).","author":"Bienia C."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_14_1","unstructured":"R. Callaghan. 2014. ULLtraDIMM SSD Overview. R. Callaghan. 2014. ULLtraDIMM SSD Overview."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"S. Cha S. O H. Shin S. Hwang K. Park S. J. Jang J. S. Choi G. Y. Jin Y. H. Son H. Cho J. H. Ahn and N. S. Kim. 2017. Defect Analysis and Cost-effective Resilience Architecture for Future DRAM Devices. In HPCA. S. Cha S. O H. Shin S. Hwang K. Park S. J. Jang J. S. Choi G. Y. Jin Y. H. Son H. Cho J. H. Ahn and N. S. Kim. 2017. Defect Analysis and Cost-effective Resilience Architecture for Future DRAM Devices. In HPCA .","DOI":"10.1109\/HPCA.2017.30"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"K. K. Chang P. J. Nair D. Lee S. Ghose M. K. Qureshi and O. Mutlu. 2016. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA. K. K. Chang P. J. Nair D. Lee S. Ghose M. K. Qureshi and O. Mutlu. 2016. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA .","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"K. Chen S. Li N. Muralimanohar J. Ahn J. B. Brockman and N. P. Jouppi. 2012. CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory. In DATE. K. Chen S. Li N. Muralimanohar J. Ahn J. B. Brockman and N. P. Jouppi. 2012. CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory. In DATE .","DOI":"10.1109\/DATE.2012.6176428"},{"key":"e_1_3_2_1_18_1","unstructured":"J. Choi. 2014. Next Big Thing: DDR4 3DS. In Server Forum. J. Choi. 2014. Next Big Thing: DDR4 3DS. In Server Forum ."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_20_1","volume-title":"SPEC CPU2006","author":"S. P. E. Corporation","year":"2006"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"e_1_3_2_1_24_1","unstructured":"B. Gervasi. 2016. NVDIMM-P: A New Hybrid Architecture. In Open Server Summit (OSS). B. Gervasi. 2016. NVDIMM-P: A New Hybrid Architecture. In Open Server Summit (OSS) ."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. 2010. Intel Xeon Processor 7500 Series Datasheet. Intel. 2010. Intel Xeon Processor 7500 Series Datasheet ."},{"key":"e_1_3_2_1_26_1","unstructured":"A. Jaleel. 2010. Memory Characterization of Workloads Using Instrumentation-Driven Simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload (2010). A. Jaleel. 2010. Memory Characterization of Workloads Using Instrumentation-Driven Simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload (2010)."},{"key":"e_1_3_2_1_27_1","unstructured":"JEDEC Standard. 2015. High Bandwidth Memory (HBM) DRAM. JESD235A (2015). JEDEC Standard. 2015. High Bandwidth Memory (HBM) DRAM. JESD235A (2015)."},{"key":"e_1_3_2_1_28_1","unstructured":"JEDEC Standard. 2016. DDR4 SDRAM Load Reduced DIMM Design Specification. JESD21-C (2016). JEDEC Standard. 2016. DDR4 SDRAM Load Reduced DIMM Design Specification. JESD21-C (2016)."},{"key":"e_1_3_2_1_29_1","unstructured":"JEDEC Standard. 2016. DDR4 SDRAM Registered DIMM Design Specification. JESD21-C (2016). JEDEC Standard. 2016. DDR4 SDRAM Registered DIMM Design Specification. JESD21-C (2016)."},{"key":"e_1_3_2_1_30_1","unstructured":"JEDEC Standard. 2016. Graphics Double Data Rate (GDDR5X) SGRAM Standard. JESD232A (2016). JEDEC Standard. 2016. Graphics Double Data Rate (GDDR5X) SGRAM Standard. JESD232A (2016)."},{"key":"e_1_3_2_1_31_1","unstructured":"JEDEC Standard. 2017. LOW POWER DOUBLE DATA RATE 4X (LPDDR4X). JESD209-4-1 (2017). JEDEC Standard. 2017. LOW POWER DOUBLE DATA RATE 4X (LPDDR4X). JESD209-4-1 (2017)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.100"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"H. Kasture and D. Sanchez. 2016. Tailbench: a Benchmark Suite and Evaluation Methodology for Latency-critical Applications. In IISWC. H. Kasture and D. Sanchez. 2016. Tailbench: a Benchmark Suite and Evaluation Methodology for Latency-critical Applications. In IISWC .","DOI":"10.1109\/IISWC.2016.7581261"},{"key":"e_1_3_2_1_35_1","volume-title":"HBM: Memory Soluation for Bandwidth-Hungry Processors. In Hot Chips.","author":"Kim J.","year":"2014"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"J. Kim M. Sullivan and M. Erez. 2015. Bamboo ECC: Strong Safe and Flexible Codes for Reliable Computer Memory. In HPCA. J. Kim M. Sullivan and M. Erez. 2015. Bamboo ECC: Strong Safe and Flexible Codes for Reliable Computer Memory. In HPCA .","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081427"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"S. Lee H. Cho Y. H. Son Y. Ro N. S. Kim and J. Ahn. 2018. Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices. IEEE Access 6 (2018). S. Lee H. Cho Y. H. Son Y. Ro N. S. Kim and J. Ahn. 2018. Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices. IEEE Access 6 (2018).","DOI":"10.1109\/ACCESS.2018.2845861"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838026"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_45_1","unstructured":"Micron. 2011. RLDRAM3 Datasheet. Micron. 2011. RLDRAM3 Datasheet."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"R. Oh B. Lee S.-W. Shin W. Bae H. Choi I. Song Y.-S. Lee J.-H. Choi C.-W. Kim S.-J. Jang and J. S. Choi. 2014. Design Technologies for a 1.2V 2.4Gb\/s\/pin High Capacity DDR4 SDRAM with TSVs. In VLSI Circuits Digest of Technical Papers. R. Oh B. Lee S.-W. Shin W. Bae H. Choi I. Song Y.-S. Lee J.-H. Choi C.-W. Kim S.-J. Jang and J. S. Choi. 2014. Design Technologies for a 1.2V 2.4Gb\/s\/pin High Capacity DDR4 SDRAM with TSVs. In VLSI Circuits Digest of Technical Papers .","DOI":"10.1109\/VLSIC.2014.6858367"},{"key":"e_1_3_2_1_50_1","unstructured":"S. K. Palaniappan and P. B. Nagaraja. 2008. Efficient data transfer through zero copy. https:\/\/www.ibm.com\/developerworks\/library\/j-zerocopy\/ S. K. Palaniappan and P. B. Nagaraja. 2008. Efficient data transfer through zero copy. https:\/\/www.ibm.com\/developerworks\/library\/j-zerocopy\/"},{"key":"e_1_3_2_1_51_1","volume-title":"DRAM: A new beginning of another revolution. In IEDM.","author":"Park J.","year":"2015"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski. 2011. Hybrid Memory Cube (HMC). In Hot Chips. J. T. Pawlowski. 2011. Hybrid Memory Cube (HMC). In Hot Chips .","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_54_1","first-page":"731","article-title":"Apparatus and Method for Implementing a Multi-level Memory Hierarchy Having Different Operating Modes","volume":"13","author":"Ramanujan R. K.","year":"2011","journal-title":"US Patent App."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"J. H. Ryoo M. R. Meswani A. Prodromou and L. K. John. 2017. SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization. In HPCA. J. H. Ryoo M. R. Meswani A. Prodromou and L. K. John. 2017. SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization. In HPCA .","DOI":"10.1109\/HPCA.2017.20"},{"key":"e_1_3_2_1_57_1","unstructured":"Samsung Semiconductor. 2016. Research collaboration communications. Samsung Semiconductor. 2016. Research collaboration communications."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_60_1","volume-title":"NUAT: A Non-Uniform Access Time Memory Controller. In HPCA.","author":"Shin W.","year":"2014"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_62_1","unstructured":"S. Sivaram. 2016. Storage Class Memory: Learning from 3D NAND. S. Sivaram. 2016. Storage Class Memory: Learning from 3D NAND."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"A. Sodani. 2015. Knights Landing (KNL): 2nd Generation Intel\u00ae Xeon Phi Processor. In Hot Chips. A. Sodani. 2015. Knights Landing (KNL): 2nd Generation Intel\u00ae Xeon Phi Processor. In Hot Chips .","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"crossref","unstructured":"Y. H. Son S. Lee S. O S. Kwo N. S. Kim and J. Ahn. 2015. CiDRA: A Cache-inspired DRAM Resilience Architecture. In HPCA. Y. H. Son S. Lee S. O S. Kwo N. S. Kim and J. Ahn. 2015. CiDRA: A Cache-inspired DRAM Resilience Architecture. In HPCA .","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"C. Xu D. Niu N. Muralimanohar R. Balasubramonian T. Zhang S. Yu and Y. Xie. 2015. Overcoming the Challenges of Crossbar Resistive Memory Architectures. In HPCA. C. Xu D. Niu N. Muralimanohar R. Balasubramonian T. Zhang S. Yu and Y. Xie. 2015. Overcoming the Challenges of Crossbar Resistive Memory Architectures. In HPCA .","DOI":"10.1109\/HPCA.2015.7056056"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","location":"Limassol Cyprus","acronym":"PACT '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243191","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243191","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T19:21:16Z","timestamp":1775244076000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243191"}},"subtitle":["high-density managed DRAM architecture with cost-effective alternative paths for memory transactions"],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":67,"alternative-id":["10.1145\/3243176.3243191","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243191","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}