{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T09:55:00Z","timestamp":1772790900314,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["RYC-2016-21104, FJCI-2015-24753"],"award-info":[{"award-number":["RYC-2016-21104, FJCI-2015-24753"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007601","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["671697, 779877"],"award-info":[{"award-number":["671697, 779877"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243192","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T13:32:32Z","timestamp":1539178352000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Stencil codes on a vector length agnostic architecture"],"prefix":"10.1145","author":[{"given":"Adri\u00e0","family":"Armejach","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e9cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Helena","family":"Caminal","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan M.","family":"Cebrian","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rekai","family":"Gonz\u00e1lez-Alberquilla","sequence":"additional","affiliation":[{"name":"Arm, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Adeniyi-Jones","sequence":"additional","affiliation":[{"name":"Arm, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.70"},{"key":"e_1_3_2_1_3_1","unstructured":"Intel Corporation. 2016. Intel Architecture Instruction Set Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/architecture-instruction-set-extensions-programming-reference.pdf  Intel Corporation. 2016. Intel Architecture Instruction Set Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/architecture-instruction-set-extensions-programming-reference.pdf"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the ACM\/IEEE Conference on High Performance Computing, SC 2008","author":"Datta Kaushik","year":"2008","unstructured":"Kaushik Datta , Mark Murphy , Vasily Volkov , Samuel Williams , Jonathan Carter , Leonid Oliker , David A. Patterson , John Shalf , and Katherine A. Yelick . 2008. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures . In Proceedings of the ACM\/IEEE Conference on High Performance Computing, SC 2008 , November 15 --21 , 2008 , Austin, Texas, USA. 4. Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David A. Patterson, John Shalf, and Katherine A. Yelick. 2008. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. In Proceedings of the ACM\/IEEE Conference on High Performance Computing, SC 2008, November 15--21, 2008, Austin, Texas, USA. 4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03869-3_61"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088197"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.pnucene.2010.09.011"},{"key":"e_1_3_2_1_10_1","unstructured":"J. L. Hennessy and D. A. Patterson. 2006. Computer Architecture Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc. San Francisco CA USA.   J. L. Hennessy and D. A. Patterson. 2006. Computer Architecture Fourth Edition: A Quantitative Approach . Morgan Kaufmann Publishers Inc. San Francisco CA USA."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470421"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1178597.1178605"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111583.1111589"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2010.06.024"},{"key":"e_1_3_2_1_15_1","first-page":"75","article-title":"Optimization of two Jacobi Smoother Kernels by Domain-Specific Program Transformation","volume":"2014","author":"Kronawitter S.","year":"2014","unstructured":"S. Kronawitter and C. Lengauer . 2014 . Optimization of two Jacobi Smoother Kernels by Domain-Specific Program Transformation . HiStencils 2014 , 75 -- 80 . S. Kronawitter and C. Lengauer. 2014. Optimization of two Jacobi Smoother Kernels by Domain-Specific Program Transformation. HiStencils 2014, 75--80.","journal-title":"HiStencils"},{"key":"e_1_3_2_1_16_1","unstructured":"Y. Lee C. Schmidt A. Ou A. Waterman and K. Asanovic. 2015. The Hwacha Vector-Fetch Architecture Manual. Technical Report. Electrical Engineering and Computer Sciences University of California at Berkeley. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2015\/EECS-2015-262.pdf  Y. Lee C. Schmidt A. Ou A. Waterman and K. Asanovic. 2015. The Hwacha Vector-Fetch Architecture Manual . Technical Report. Electrical Engineering and Computer Sciences University of California at Berkeley. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2015\/EECS-2015-262.pdf"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063398"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.chemolab.2011.03.009"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161011"},{"key":"e_1_3_2_1_20_1","unstructured":"J. Reinders and J. Jeffers. 2014. High Performance Parallelism Pearls Multicore and Many-core Programming Approaches. Morgan Kaufmann Chapter Characterization and Auto-tuning of 3DFD 377--396.  J. Reinders and J. Jeffers. 2014. High Performance Parallelism Pearls Multicore and Many-core Programming Approaches . Morgan Kaufmann Chapter Characterization and Auto-tuning of 3DFD 377--396."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_23_1","first-page":"51","article-title":"Toward efficient distribution of MPDATA stencil computation on Intel MIC architecture. Proce","volume":"14","author":"Szustak L.","year":"2014","unstructured":"L. Szustak , K. Rojek , R. Wyrzykowski , and P. Gepner . 2014 . Toward efficient distribution of MPDATA stencil computation on Intel MIC architecture. Proce . HiStencils 14 (2014), 51 -- 56 . L. Szustak, K. Rojek, R. Wyrzykowski, and P. Gepner. 2014. Toward efficient distribution of MPDATA stencil computation on Intel MIC architecture. Proce. HiStencils 14 (2014), 51--56.","journal-title":"HiStencils"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989508"},{"key":"e_1_3_2_1_25_1","volume-title":"Cellular automata machines - a new environment for modeling","author":"Toffoli Tommaso","unstructured":"Tommaso Toffoli and Norman Margolus . 1987. Cellular automata machines - a new environment for modeling . MIT Press . Tommaso Toffoli and Norman Margolus. 1987. Cellular automata machines - a new environment for modeling. MIT Press."},{"key":"e_1_3_2_1_26_1","unstructured":"U. Trottenberg C. W Oosterlee and A. Schuller. 2000. Multigrid. Academic press.   U. Trottenberg C. W Oosterlee and A. Schuller. 2000. Multigrid . Academic press."},{"key":"e_1_3_2_1_27_1","volume-title":"The RISC-V Instruction Set Manual","volume":"2","author":"Waterman A.","year":"2014","unstructured":"A. Waterman , Y. Lee , D. Patterson , and K. Asanovic . 2014 . The RISC-V Instruction Set Manual , Volume I: User-Level ISA, Version 2 .0. Technical Report. Electrical Engineering and Computer Sciences, University of California at Berkeley. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/ 2014 \/EECS-2014-54.pdf A. Waterman, Y. Lee, D. Patterson, and K. Asanovic. 2014. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.0. Technical Report. Electrical Engineering and Computer Sciences, University of California at Berkeley. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2014\/EECS-2014-54.pdf"},{"key":"e_1_3_2_1_28_1","volume-title":"Hot Chips 28 Symposium (HCS) (Hot Chips '16)","author":"Yoshida Toshio","year":"2016","unstructured":"Toshio Yoshida . 2016 . Introduction of Fujitsu's HPC Processor for the Post-K Computer . In Hot Chips 28 Symposium (HCS) (Hot Chips '16) . IEEE. Toshio Yoshida. 2016. Introduction of Fujitsu's HPC Processor for the Post-K Computer. In Hot Chips 28 Symposium (HCS) (Hot Chips '16). IEEE."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.27"},{"key":"e_1_3_2_1_30_1","volume-title":"Sixth International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing, WOLFHPC@SC","author":"Yount Charles","year":"2016","unstructured":"Charles Yount , Josh Tobin , Alexander Breuer , and Alejandro Duran . 2016. YASK -Yet Another Stencil Kernel: A Framework for HPC Stencil Code-Generation and Tuning . In Sixth International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing, WOLFHPC@SC 2016 , Salt Lake, UT , USA , November 14, 2016. 30--39. Charles Yount, Josh Tobin, Alexander Breuer, and Alejandro Duran. 2016. YASK -Yet Another Stencil Kernel: A Framework for HPC Stencil Code-Generation and Tuning. In Sixth International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing, WOLFHPC@SC 2016, Salt Lake, UT, USA, November 14, 2016. 30--39."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1134\/S0361768815010077"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","location":"Limassol Cyprus","acronym":"PACT '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243192","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:39Z","timestamp":1750208259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243192"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":30,"alternative-id":["10.1145\/3243176.3243192","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243192","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}