{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:21Z","timestamp":1750221081042,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243203","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T13:32:32Z","timestamp":1539178352000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Compiler assisted coalescing"],"prefix":"10.1145","author":[{"given":"Sooraj","family":"Puthoor","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Mikko H.","family":"Lipasti","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD. 2008. AMD Stream SDK. (2008).  AMD. 2008. AMD Stream SDK. (2008)."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2012. AMD GRAPHICS CORES NEXT (GCN) ARCHITECTURE. (2012).  AMD. 2012. AMD GRAPHICS CORES NEXT (GCN) ARCHITECTURE. (2012)."},{"volume-title":"2009 IEEE International Symposium on Performance Analysis of Systems and Software.","author":"Bakhoda A.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_16"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00020-9"},{"volume-title":"2014 IEEE Hot Chips 26 Symposium (HCS).","author":"Bouvier D.","key":"e_1_3_2_1_8_1"},{"volume-title":"2013 IEEE International Symposium on Workload Characterization (IISWC).","author":"Che S.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"volume-title":"Supporting Address Translation for Accelerator-Centric Architectures. In 23rd IEEE Symposium on High Performance Computer Architecture.","year":"2017","author":"Cong Jason","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","unstructured":"HSA Foundation. 2016. HSA Platform System Architecture Specification 1.1. (2016).  HSA Foundation. 2016. HSA Platform System Architecture Specification 1.1. (2016)."},{"key":"e_1_3_2_1_13_1","unstructured":"HSA Foundation. 2016. HSA Programmer Reference Manual Specification 1.1. (2016).  HSA Foundation. 2016. HSA Programmer Reference Manual Specification 1.1. (2016)."},{"volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 189--200","author":"Hechtman B. A.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"HSA Foundation. 2015. https:\/\/github.com\/HSAFoundation\/HSAIL-HLC-Stable. (2015).  HSA Foundation. 2015. https:\/\/github.com\/HSAFoundation\/HSAIL-HLC-Stable. (2015)."},{"key":"e_1_3_2_1_16_1","unstructured":"Intel. 1998. Write Combining Memory Implementation Guidelines. (1998). http:\/\/download.intel.com\/design\/PentiumII\/applnots\/24442201.pdf  Intel. 1998. Write Combining Memory Implementation Guidelines. (1998). http:\/\/download.intel.com\/design\/PentiumII\/applnots\/24442201.pdf"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 631--643","author":"Karakostas V.","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.24"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.44"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751237"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611758"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.51"},{"key":"e_1_3_2_1_29_1","unstructured":"M Mantor. 2011. Fusion and the Future of Heterogeneous Computing. (2011).  M Mantor. 2011. Fusion and the Future of Heterogeneous Computing. (2011)."},{"key":"e_1_3_2_1_30_1","unstructured":"NVIDIA. 2009. NVIDIA's Next Generation CUDA Compute Architecture: Fermi. (2009).  NVIDIA. 2009. NVIDIA's Next Generation CUDA Compute Architecture: Fermi. (2009)."},{"key":"e_1_3_2_1_31_1","unstructured":"NVIDIA. 2012. NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110. (2012).  NVIDIA. 2012. NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110. (2012)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"e_1_3_2_1_34_1","unstructured":"P Rogers. 2011. The programmer's guide to the apu galaxy. (2011).  P Rogers. 2011. The programmer's guide to the apu galaxy. (2011)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.58"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3033019.3033022"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.2013.6693108"},{"volume-title":"MICRO 2011 Keynote","year":"2011","author":"Sodani Avinash","key":"e_1_3_2_1_39_1"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716283"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"volume-title":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 161--171","author":"Vesely J.","key":"e_1_3_2_1_42_1"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/2830840.2830846"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"],"location":"Limassol Cyprus","acronym":"PACT '18"},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243203","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:39Z","timestamp":1750208259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243203"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":42,"alternative-id":["10.1145\/3243176.3243203","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243203","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}