{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T05:05:45Z","timestamp":1784091945157,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243208","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T09:32:32Z","timestamp":1539163952000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Cost effective speculation with the omnipredictor"],"prefix":"10.1145","author":[{"given":"Arthur","family":"Perais","sequence":"first","affiliation":[{"name":"INRIA, Rennes, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[{"name":"INRIA, Rennes, France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115957"},{"key":"e_1_3_2_1_2_1","unstructured":"J. E. Smith \"A study of branch prediction strategies \" in Proceedings of the International Symposium on Computer Architecture pp. 135--148 1981. J. E. Smith \"A study of branch prediction strategies \" in Proceedings of the International Symposium on Computer Architecture pp. 135--148 1981."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264209"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"e_1_3_2_1_7_1","unstructured":"D. Jim\u00e9nez \"Fast path-based neural branch prediction \" in Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture dec 2003. D. Jim\u00e9nez \"Fast path-based neural branch prediction \" in Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture dec 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.40"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830831"},{"key":"e_1_3_2_1_10_1","unstructured":"S. McFarling \"Combining branch predictors \" TN 36 DEC WRL June 1993. S. McFarling \"Combining branch predictors \" TN 36 DEC WRL June 1993."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360137"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143490"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237171"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.13"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"A. N. Eden and T. Mudge \"The yags branch prediction scheme \" in Proceedings of the international symposium on Microarchitecture pp. 69--77 1998. A. N. Eden and T. Mudge \"The yags branch prediction scheme \" in Proceedings of the international symposium on Microarchitecture pp. 69--77 1998.","DOI":"10.1109\/MICRO.1998.742770"},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"A case for (partially) tagged geometric history length branch prediction","volume":"8","author":"Seznec A.","year":"2006","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"A. Seznec S. Felix V. Krishnan and Y. Sazeides \"Design tradeoffs for the alpha EV8 conditional branch predictor \" in Proceedings of the International Symposium on Computer Architecture pp. 295--306 2002. A. Seznec S. Felix V. Krishnan and Y. Sazeides \"Design tradeoffs for the alpha EV8 conditional branch predictor \" in Proceedings of the International Symposium on Computer Architecture pp. 295--306 2002.","DOI":"10.1145\/545214.545249"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"D. A. Jim\u00e9nez and C. Lin \"Dynamic branch prediction with perceptrons \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp. 197--206 2001. D. A. Jim\u00e9nez and C. Lin \"Dynamic branch prediction with perceptrons \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp. 197--206 2001.","DOI":"10.1109\/HPCA.2001.903263"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"K. Skadron P. S. Ahuja M. Martonosi and D. W. Clark \"Improving prediction for procedure returns with return-address-stack repair mechanisms \" in Proceedings of the International Symposium on Microarchitecture pp. 259--271 1998. K. Skadron P. S. Ahuja M. Martonosi and D. W. Clark \"Improving prediction for procedure returns with return-address-stack repair mechanisms \" in Proceedings of the International Symposium on Microarchitecture pp. 259--271 1998.","DOI":"10.1109\/MICRO.1998.742787"},{"key":"e_1_3_2_1_21_1","volume-title":"University of Wisconsin-Madison","author":"Moshovos A.","year":"1998"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_24_1","unstructured":"S. Subramaniam and G. H. Loh \"Store vectors for scalable memory dependence prediction and scheduling \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp. 65--76 2006. S. Subramaniam and G. H. Loh \"Store vectors for scalable memory dependence prediction and scheduling \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp. 65--76 2006."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"K. Driesen and U. H\u00f6lzle \"The cascaded predictor: Economical and adaptive branch target prediction \" in Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture pp. 249--258 1998. K. Driesen and U. H\u00f6lzle \"The cascaded predictor: Economical and adaptive branch target prediction \" in Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture pp. 249--258 1998.","DOI":"10.1109\/MICRO.1998.742786"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"E. Rohou B. N. Swamy and A. Seznec \"Branch prediction and the performance of interpreters: Don't trust folklore \" in Proceedings of the International Symposium on Code Generation and Optimization pp. 103--114 2015. E. Rohou B. N. Swamy and A. Seznec \"Branch prediction and the performance of interpreters: Don't trust folklore \" in Proceedings of the International Symposium on Code Generation and Optimization pp. 103--114 2015.","DOI":"10.1109\/CGO.2015.7054191"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.227"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346293"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.26"},{"key":"e_1_3_2_1_31_1","unstructured":"A. Moshovos and G. S. Sohi \"Streamlining inter-operation memory communication via data dependence prediction \" in Proceedings of the International symposium on Microarchitecture pp. 235--245 1997. A. Moshovos and G. S. Sohi \"Streamlining inter-operation memory communication via data dependence prediction \" in Proceedings of the International symposium on Microarchitecture pp. 235--245 1997."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"G. S. Tyson and T. M. Austin \"Improving the accuracy and performance of memory communication through renaming \" in Proceedings of the International Symposium on Microarchitecture pp. 218--227 1997. G. S. Tyson and T. M. Austin \"Improving the accuracy and performance of memory communication through renaming \" in Proceedings of the International Symposium on Microarchitecture pp. 218--227 1997.","DOI":"10.1109\/MICRO.1997.645812"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.39"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"A. Moshovos and G. S. Sohi \"Read-after-read memory dependence prediction \" in Proceedings of the International Symposium on Microarchitecture pp. 177--185 1999. A. Moshovos and G. S. Sohi \"Read-after-read memory dependence prediction \" in Proceedings of the International Symposium on Microarchitecture pp. 177--185 1999.","DOI":"10.1109\/MICRO.1999.809455"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_36_1","unstructured":"A. Seznec \"A 64-kbytes ittage indirect branch predictor \" in JWAC-2: Championship Branch Prediction 2011. A. Seznec \"A 64-kbytes ittage indirect branch predictor \" in JWAC-2: Championship Branch Prediction 2011."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"E. Tune D. Liang D. M. Tullsen and B. Calder \"Dynamic prediction of critical path instructions \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp. 185--195 2001. E. Tune D. Liang D. M. Tullsen and B. Calder \"Dynamic prediction of critical path instructions \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp. 185--195 2001.","DOI":"10.1109\/HPCA.2001.903262"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"E. Tune D. M. Tullsen and B. Calder \"Quantifying instruction criticality \" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques pp. 104--113 2002. E. Tune D. M. Tullsen and B. Calder \"Quantifying instruction criticality \" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques pp. 104--113 2002.","DOI":"10.1109\/PACT.2002.1106008"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"R. E. Kessler E. J. Mclellan and D. A. Webb \"The Alpha 21264 microprocessor architecture \" in Proceedings of the International Conference on Computer Design pp. 90--95 1998. R. E. Kessler E. J. Mclellan and D. A. Webb \"The Alpha 21264 microprocessor architecture \" in Proceedings of the International Conference on Computer Design pp. 90--95 1998.","DOI":"10.1109\/ICCD.1998.727028"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","location":"Limassol Cyprus","acronym":"PACT '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243208","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T19:21:10Z","timestamp":1775244070000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":41,"alternative-id":["10.1145\/3243176.3243208","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243208","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}