{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:18:50Z","timestamp":1784182730285,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1145\/3243176.3243212","type":"proceedings-article","created":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T13:32:32Z","timestamp":1539178352000},"page":"1-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Hybrid optimization\/heuristic instruction scheduling for programmable accelerator codesign"],"prefix":"10.1145","author":[{"given":"Tony","family":"Nowatzki","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Newsha","family":"Ardalani","sequence":"additional","affiliation":[{"name":"SimpleMachines, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karthikeyan","family":"Sankaralingam","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian","family":"Weng","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. GAMS http:\/\/www.gams.com\/. ({n. d.}).  {n. d.}. GAMS http:\/\/www.gams.com\/. ({n. d.})."},{"key":"e_1_3_2_1_2_1","unstructured":"{n. d.}. IBM ILOG CPLEX https:\/\/www.ibm.com\/us-en\/marketplace\/ibm-ilog-cplex. ({n. d.}).  {n. d.}. IBM ILOG CPLEX https:\/\/www.ibm.com\/us-en\/marketplace\/ibm-ilog-cplex. ({n. d.})."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"e_1_3_2_1_4_1","unstructured":"S. Amarasinghe D. R. Karger W. Lee and V. S. Mirrokni. 2002. A Theoretical and Practical Approach to Instruction Scheduling on Spatial Architectures. Technical Report. MIT.  S. Amarasinghe D. R. Karger W. Lee and V. S. Mirrokni. 2002. A Theoretical and Practical Approach to Instruction Scheduling on Spatial Architectures. Technical Report. MIT."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.277628"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/0030-4018(81)90333-3"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_3_2_1_12_1","volume-title":"Michael Gill, Beayna Grigorian, Hui Huang, and Glenn Reinman.","author":"Cong Jason","year":"2013","unstructured":"Jason Cong , Mohammad Ali Ghodrat , Michael Gill, Beayna Grigorian, Hui Huang, and Glenn Reinman. 2013 . Composable Accelerator-rich Microprocessor Enhanced for Adaptivity and Longevity. In ISLPED. Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Hui Huang, and Glenn Reinman. 2013. Composable Accelerator-rich Microprocessor Enhanced for Adaptivity and Longevity. In ISLPED."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333747"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004874"},{"key":"e_1_3_2_1_15_1","volume-title":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). 503--510","author":"Cong J.","unstructured":"J. Cong , H. Huang , and M. A. Ghodrat . 2016. A scalable communication-aware compilation flow for programmable accelerators . In 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). 503--510 . J. Cong, H. Huang, and M. A. Ghodrat. 2016. A scalable communication-aware compilation flow for programmable accelerators. In 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). 503--510."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650333"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168918.1168875"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"e_1_3_2_1_21_1","unstructured":"Venkatraman Govindaraju Tony Nowatzki and Karthikeyan Sankar-alingam. 2013. Breaking SIMD Shackles with an Exposed Flexible Microarchitecture and the Access Execute PDG. In PACT.   Venkatraman Govindaraju Tony Nowatzki and Karthikeyan Sankar-alingam. 2013. Breaking SIMD Shackles with an Exposed Flexible Microarchitecture and the Access Execute PDG. In PACT."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993403"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512566"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876436"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"e_1_3_2_1_29_1","volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 14--26","author":"Mahajan D.","unstructured":"D. Mahajan , J. Park , E. Amaro , H. Sharma , A. Yazdanbakhsh , J. K. Kim , and H. Esmaeilzadeh . 2016. TABLA: A unified template-based framework for accelerating statistical machine learning . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 14--26 . D. Mahajan, J. Park, E. Amaro, H. Sharma, A. Yazdanbakhsh, J. K. Kim, and H. Esmaeilzadeh. 2016. TABLA: A unified template-based framework for accelerating statistical machine learning. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 14--26."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030833"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168876"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT '04)","author":"Nagarajan Ramadass","unstructured":"Ramadass Nagarajan , Sundeep K. Kushwaha , Doug Burger , Kathryn S. McKinley , Calvin Lin , and Stephen W. Keckler . 2004. Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures . In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT '04) . 74--84. Ramadass Nagarajan, Sundeep K. Kushwaha, Doug Burger, Kathryn S. McKinley, Calvin Lin, and Stephen W. Keckler. 2004. Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT '04). 74--84."},{"key":"e_1_3_2_1_34_1","volume-title":"A Coarse Grain Reconfigurable Array (CGRA) for Statically Scheduled Data Flow Computing. Wave Computing White Paper","author":"Nicol Chris","year":"2017","unstructured":"Chris Nicol . 2017. A Coarse Grain Reconfigurable Array (CGRA) for Statically Scheduled Data Flow Computing. Wave Computing White Paper ( 2017 ). Chris Nicol. 2017. A Coarse Grain Reconfigurable Array (CGRA) for Statically Scheduled Data Flow Computing. Wave Computing White Paper (2017)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446051"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462163"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2658993"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2658993"},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture (MICRO 31)","author":"\u00d6zer Emre","unstructured":"Emre \u00d6zer , Sanjeev Banerjia , and Thomas M. Conte . 1998. Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures . In Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture (MICRO 31) . 308--315. http:\/\/dl.acm.org\/citation.cfm?id=290940.291004 Emre \u00d6zer, Sanjeev Banerjia, and Thomas M. Conte. 1998. Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures. In Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture (MICRO 31). 308--315. http:\/\/dl.acm.org\/citation.cfm?id=290940.291004"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Jens Palsberg and MpSOC Mayur Naik. 2004. ILP-based Resource-aware Compilation. (2004).  Jens Palsberg and MpSOC Mayur Naik. 2004. ILP-based Resource-aware Compilation. (2004).","DOI":"10.1016\/B978-012385251-9\/50027-X"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123979"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.17"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2594291.2594339"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_1_50_1","unstructured":"Roddy Urquhart and Will Moore and Andrew McCabe. 1987. Systolic Arrays. Institute of Physics Publishing.  Roddy Urquhart and Will Moore and Andrew McCabe. 1987. Systolic Arrays. Institute of Physics Publishing."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266381"},{"key":"e_1_3_2_1_53_1","volume-title":"WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36)","author":"Swanson Steven","year":"2003","unstructured":"Steven Swanson , Ken Michelson , Andrew Schwerin , and Mark Oskin . 2003 . WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36) . IEEE Computer Society, Washington, DC, USA, 291--. Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin. 2003. WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington, DC, USA, 291--."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_55_1","volume-title":"2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 23--34","author":"Tithi J. J.","unstructured":"J. J. Tithi , N. C. Crago , and J. S. Emer . 2014. Exploiting spatial architectures for edit distance algorithms . In 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 23--34 . J. J. Tithi, N. C. Crago, and J. S. Emer. 2014. Exploiting spatial architectures for edit distance algorithms. In 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 23--34."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665703"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"}],"event":{"name":"PACT '18: International conference on Parallel Architectures and Compilation Techniques","location":"Limassol Cyprus","acronym":"PACT '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243212","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243176.3243212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:31Z","timestamp":1750208251000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243176.3243212"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":55,"alternative-id":["10.1145\/3243176.3243212","10.1145\/3243176"],"URL":"https:\/\/doi.org\/10.1145\/3243176.3243212","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]},"assertion":[{"value":"2018-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}