{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:46:53Z","timestamp":1761598013263,"version":"3.41.0"},"reference-count":28,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2018,6,30]],"date-time":"2018-06-30T00:00:00Z","timestamp":1530316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2018,6,30]]},"abstract":"<jats:p>As modern field-programmable gate arrays (FPGA) enable high computing performance and efficiency, their programming with low-level hardware description languages is time-consuming and remains a major obstacle to their adoption. High-level synthesis compilers are able to produce register-transfer-level (RTL) designs from C\/C++ algorithmic descriptions, but despite allowing significant design-time improvements, these tools are not always able to generate hardware designs that compare to handmade RTL designs. In this article, we consider synthesis from an intermediate-level (IL) language that allows the description of algorithmic state machines handling connections between streaming sources and sinks. However, the interconnection of streaming sources and sinks can lead to cyclic combinational relations, resulting in undesirable behaviors or un-synthesizable designs. We propose a functional-level methodology to automate the resolution of such cyclic relations into acyclic combinational functions. The proposed IL synthesis methodology has been applied to the design of pipelined floating-point cores. The results obtained show how the proposed IL methodology can simplify the description of pipelined architectures while enabling performances that are close to those achievable through an RTL design methodology.<\/jats:p>","DOI":"10.1145\/3243930","type":"journal-article","created":{"date-parts":[[2018,11,12]],"date-time":"2018-11-12T13:09:49Z","timestamp":1542028189000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Automated Synthesis of Streaming Transfer Level Hardware Designs"],"prefix":"10.1145","volume":"11","author":[{"given":"Marc-Andre","family":"Daigneault","sequence":"first","affiliation":[{"name":"Ecole Polytechnique de Montreal, QC, Canada"}]},{"given":"Jean Pierre","family":"David","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique de Montreal, QC, Canada"}]}],"member":"320","published-online":{"date-parts":[[2018,11,9]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1109\/LES.2010.2055231"},{"volume-title":"Proceedings of the 8th Southern Conference on Programmable Logic (SPL\u201912)","author":"Arias-Garcia J.","unstructured":"J. Arias-Garcia , C. H. Llanos , M. Ayala-Rincon , and R. P. Jacobi . 2012. FPGA implementation of large-scale matrix inversion using single, double and custom floating-point precision . In Proceedings of the 8th Southern Conference on Programmable Logic (SPL\u201912) . 1--6. J. Arias-Garcia, C. H. Llanos, M. Ayala-Rincon, and R. P. Jacobi. 2012. FPGA implementation of large-scale matrix inversion using single, double and custom floating-point precision. In Proceedings of the 8th Southern Conference on Programmable Logic (SPL\u201912). 1--6.","key":"e_1_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1109\/RSP.2005.26"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/2514740"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/1146909.1147077"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1109\/MDT.2009.69"},{"volume-title":"Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912)","author":"Daigneault M.-A.","unstructured":"M.-A. Daigneault and J. P. David . 2012. Raising the abstraction level of HDL for control-dominant applications . In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912) . 515--518. M.-A. Daigneault and J. P. David. 2012. Raising the abstraction level of HDL for control-dominant applications. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912). 515--518.","key":"e_1_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1109\/FCCM.2013.37"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1016\/j.compeleceng.2014.02.011"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1109\/IPDPSW.2015.98"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the Forum on Specification and Design Languages (FDL\u201904)","author":"David Jean-Pierre","year":"2004","unstructured":"Jean-Pierre David and Etienne Bergeron . 2004 . An intermediate level HDL for system level design . In Proceedings of the Forum on Specification and Design Languages (FDL\u201904) . 526--536. Jean-Pierre David and Etienne Bergeron. 2004. An intermediate level HDL for system level design. In Proceedings of the Forum on Specification and Design Languages (FDL\u201904). 526--536."},{"volume-title":"Proceedings of the 3rd Southern Conference on Programmable Logic (SPL\u201907)","author":"de Matos G. M.","unstructured":"G. M. de Matos and H. C. Neto . 2007. Memory optimized architecture for efficient Gauss-Jordan matrix inversion . In Proceedings of the 3rd Southern Conference on Programmable Logic (SPL\u201907) . 33--38. G. M. de Matos and H. C. Neto. 2007. Memory optimized architecture for efficient Gauss-Jordan matrix inversion. In Proceedings of the 3rd Southern Conference on Programmable Logic (SPL\u201907). 33--38.","key":"e_1_2_1_13_1"},{"volume-title":"Procedings of the IEEE Conference on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201907)","author":"de Pablo S.","unstructured":"S. de Pablo , S. Caceres , J. A. Cebrian , and M. Berrocal . 2007. A proposal for ASM++ diagrams . In Procedings of the IEEE Conference on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201907) . 1--4. S. de Pablo, S. Caceres, J. A. Cebrian, and M. Berrocal. 2007. A proposal for ASM++ diagrams. In Procedings of the IEEE Conference on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201907). 1--4.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/DSD.2009.199"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1145\/2447976.2447989"},{"volume-title":"Proceedings of the Technology of Object-Oriented Languages (TOOLS\u201998)","author":"Etienne","unstructured":"Etienne M. Gagnon and Laurie J. Hendren. 1998. SableCC, an object-oriented compiler framework . In Proceedings of the Technology of Object-Oriented Languages (TOOLS\u201998) . IEEE, 140--154. Etienne M. Gagnon and Laurie J. Hendren. 1998. SableCC, an object-oriented compiler framework. In Proceedings of the Technology of Object-Oriented Languages (TOOLS\u201998). IEEE, 140--154.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","first-page":"4","article-title":"A paradigm shift was happening all around us","volume":"4","author":"House C.","year":"2012","unstructured":"C. House . 2012 . A paradigm shift was happening all around us . IEEE Solid-State Circ. Mag. 4 , 4 (Dec. 2012), 32--35. C. House. 2012. A paradigm shift was happening all around us. IEEE Solid-State Circ. Mag. 4, 4 (Dec. 2012), 32--35.","journal-title":"IEEE Solid-State Circ. Mag."},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1145\/2629547"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1109\/ICCAD.2004.1382610"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1109\/MM.2011.17"},{"volume-title":"Proceedings of the 26th Annual IEEE Canadian Conference on Electrical and Computer Engineering (CCECE\u201913)","author":"Moussa S.","unstructured":"S. Moussa , A. M. A. Razik , A. O. Dahmane , and H. Hamam . 2013. FPGA implementation of floating-point complex matrix inversion based on GAUSS-JORDAN elimination . In Proceedings of the 26th Annual IEEE Canadian Conference on Electrical and Computer Engineering (CCECE\u201913) . 1--4. S. Moussa, A. M. A. Razik, A. O. Dahmane, and H. Hamam. 2013. FPGA implementation of floating-point complex matrix inversion based on GAUSS-JORDAN elimination. In Proceedings of the 26th Annual IEEE Canadian Conference on Electrical and Computer Engineering (CCECE\u201913). 1--4.","key":"e_1_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/TCAD.2015.2513673"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1109\/ACSD.2007.47"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201908)","author":"Putnam A.","unstructured":"A. Putnam , D. Bennett , E. Dellinger , J. Mason , P. Sundararajan , and S. Eggers . 2008. CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201908) . 173--178. A. Putnam, D. Bennett, E. Dellinger, J. Mason, P. Sundararajan, and S. Eggers. 2008. CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201908). 173--178.","key":"e_1_2_1_25_1"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201911)","author":"Sinha R.","unstructured":"R. Sinha and H. D. Patel . 2011. Abstract state machines as an intermediate representation for high-level synthesis . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201911) . 1--6. R. Sinha and H. D. Patel. 2011. Abstract state machines as an intermediate representation for high-level synthesis. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201911). 1--6.","key":"e_1_2_1_26_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_1","DOI":"10.5555\/110316.149325"},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the 11th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE\u201913)","author":"Vijayaraghavan M.","year":"2013","unstructured":"M. Vijayaraghavan , N. Dave , and Arvind. 2013 . Modular compilation of guarded atomic actions . In Proceedings of the 11th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE\u201913) . 177--188. M. Vijayaraghavan, N. Dave, and Arvind. 2013. Modular compilation of guarded atomic actions. In Proceedings of the 11th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE\u201913). 177--188."},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1145\/2836169"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243930","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3243930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:09Z","timestamp":1750208889000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3243930"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,30]]},"references-count":28,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,6,30]]}},"alternative-id":["10.1145\/3243930"],"URL":"https:\/\/doi.org\/10.1145\/3243930","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2018,6,30]]},"assertion":[{"value":"2017-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-11-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}