{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:22Z","timestamp":1750221262535,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,9]],"date-time":"2018-10-09T00:00:00Z","timestamp":1539043200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["105-2221-E-002-143-MY2, 107-2218-E-002-053-"],"award-info":[{"award-number":["105-2221-E-002-143-MY2, 107-2218-E-002-053-"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10,9]]},"DOI":"10.1145\/3264746.3264766","type":"proceedings-article","created":{"date-parts":[[2018,10,11]],"date-time":"2018-10-11T13:19:23Z","timestamp":1539263963000},"page":"231-236","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Hardware-accelerated cache simulation for multicore by FPGA"],"prefix":"10.1145","author":[{"given":"Shih-Hao","family":"Hung","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Yi-Mo","family":"Ho","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Chih-Wei","family":"Yeh","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Cheng-Yueh","family":"Liu","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Chen-Pang","family":"Lee","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2018,10,9]]},"reference":[{"volume-title":"USENIX Annual Technical Conference, FREENIX Track. 41--46","year":"2005","author":"Bellard Fabrice","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620793"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the IASTED Conference on Parallel and Distributed Computing and systems","volume":"14","author":"Beyls Kristof","year":"2001"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331723"},{"key":"e_1_3_2_1_5_1","unstructured":"Intel Coporation. {n. d.}. SignalTap II with Verilog Designs.  Intel Coporation. {n. d.}. SignalTap II with Verilog Designs."},{"key":"e_1_3_2_1_6_1","unstructured":"Intel Coporation. {n. d.}. Using ModelSim to Simulate Logic Circuits in Verilog Designs.  Intel Coporation. {n. d.}. Using ModelSim to Simulate Logic Circuits in Verilog Designs."},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Coporation. {n. d.}. Using TimeQuest Timing Analyzer.  Intel Coporation. {n. d.}. Using TimeQuest Timing Analyzer."},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Coporation. 2017. Avalon\u00c2\u00f6 Interface Specifications.  Intel Coporation. 2017. Avalon\u00c2\u00f6 Interface Specifications."},{"key":"e_1_3_2_1_9_1","unstructured":"Jan Edler and Mark D. Hill. {n. d.}. Dinero IV Trace-Driven Uniprocessor Cache Simulator. ({n. d.}).  Jan Edler and Mark D. Hill. {n. d.}. Dinero IV Trace-Driven Uniprocessor Cache Simulator. ({n. d.})."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815631"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844465"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854286"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195697"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2566660"}],"event":{"name":"RACS '18: International Conference on Research in Adaptive and Convergent Systems","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing","KISM Korean Institute of Smart Media"],"location":"Honolulu Hawaii","acronym":"RACS '18"},"container-title":["Proceedings of the 2018 Conference on Research in Adaptive and Convergent Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3264746.3264766","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3264746.3264766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:10:55Z","timestamp":1750212655000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3264746.3264766"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,9]]},"references-count":16,"alternative-id":["10.1145\/3264746.3264766","10.1145\/3264746"],"URL":"https:\/\/doi.org\/10.1145\/3264746.3264766","relation":{},"subject":[],"published":{"date-parts":[[2018,10,9]]},"assertion":[{"value":"2018-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}