{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:22Z","timestamp":1750221262548,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,9]],"date-time":"2018-10-09T00:00:00Z","timestamp":1539043200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003848","name":"Industrial Technology Research Institute","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003848","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST-107-2221-E-001-002"],"award-info":[{"award-number":["MOST-107-2221-E-001-002"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10,9]]},"DOI":"10.1145\/3264746.3264789","type":"proceedings-article","created":{"date-parts":[[2018,10,11]],"date-time":"2018-10-11T13:19:23Z","timestamp":1539263963000},"page":"249-254","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic tuning of applications using restricted transactional memory"],"prefix":"10.1145","author":[{"given":"Shih-Kai","family":"Lin","sequence":"first","affiliation":[{"name":"National Taiwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ding-Yong","family":"Hong","sequence":"additional","affiliation":[{"name":"Academia Sinica"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Yu","family":"Fu","sequence":"additional","affiliation":[{"name":"National Taiwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan-Jan","family":"Wu","sequence":"additional","affiliation":[{"name":"Academia Sinica"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Chung","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Taiwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings, Workshop on Synchronization and Concurrency in Object-Oriented Languages.","author":"Scott Ananian C","year":"2005","unstructured":"C Scott Ananian and Martin Rinard . 2005 . Efficient object-based software transactions . In Proceedings, Workshop on Synchronization and Concurrency in Object-Oriented Languages. C Scott Ananian and Martin Rinard. 2005. Efficient object-based software transactions. In Proceedings, Workshop on Synchronization and Concurrency in Object-Oriented Languages."},{"key":"e_1_3_2_1_3_1","volume-title":"USENIX","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . 2005 . QEMU, a Fast and Portable Dynamic Translator . In USENIX 2005. 41--46. Fabrice Bellard. 2005. QEMU, a Fast and Portable Dynamic Translator. In USENIX 2005. 41--46."},{"key":"e_1_3_2_1_4_1","volume-title":"CGO","author":"Cota Emilio G.","year":"2017","unstructured":"Emilio G. Cota , Paolo Bonzini , Alex Benn\u00e9e , and Luca P. Carloni . 2017. Cross-ISA machine emulation for multicores . In CGO 2017 . 210--220. Emilio G. Cota, Paolo Bonzini, Alex Benn\u00e9e, and Luca P. Carloni. 2017. Cross-ISA machine emulation for multicores. In CGO 2017. 210--220."},{"key":"e_1_3_2_1_5_1","volume-title":"Early experience with a commercial hardware transactional memory implementation. Sun Microsystems","author":"Dice David","year":"2009","unstructured":"David Dice , Yossi Lev , Mark Moir , and Daniel Nussbaum . 2009. Early experience with a commercial hardware transactional memory implementation. Sun Microsystems , Inc . ( 2009 ). David Dice, Yossi Lev, Mark Moir, and Daniel Nussbaum. 2009. Early experience with a commercial hardware transactional memory implementation. Sun Microsystems, Inc. (2009)."},{"key":"e_1_3_2_1_6_1","volume-title":"Self-Tuning Intel Transactional Synchronization Extensions. In 11th International Conference on Autonomic Computing.","author":"Diegues Nuno","year":"2014","unstructured":"Nuno Diegues and Paolo Romano . 2014 . Self-Tuning Intel Transactional Synchronization Extensions. In 11th International Conference on Autonomic Computing. Nuno Diegues and Paolo Romano. 2014. Self-Tuning Intel Transactional Synchronization Extensions. In 11th International Conference on Autonomic Computing."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165164"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Manual. (2016).  Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Manual. (2016)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/11561927_26"},{"key":"e_1_3_2_1_10_1","volume-title":"STAMP: Stanford Transactional Applications for Multi-Processing. In 4th International Symposium on Workload Characterization (IISWC","author":"Minh Chi Cao","year":"2008","unstructured":"Chi Cao Minh , Jae Woong Chung , Christos Kozyrakis , and Kunle Olukotun . 2008 . STAMP: Stanford Transactional Applications for Multi-Processing. In 4th International Symposium on Workload Characterization (IISWC 2008). 35--46. Chi Cao Minh, Jae Woong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford Transactional Applications for Multi-Processing. In 4th International Symposium on Workload Characterization (IISWC 2008). 35--46."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378595"},{"key":"e_1_3_2_1_12_1","volume-title":"HPCA","volume":"6","author":"Moore Kevin E.","year":"2006","unstructured":"Kevin E. Moore , Jayaram Bobba , Michelle J. Moravan , Mark D. Hill , and David A. Wood . 2006. LogTM: log-based transactional memory . In HPCA 2006 , Vol. 6 . 254--265. Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, MarkD. Hill, and David A. Wood. 2006. LogTM: log-based transactional memory. In HPCA 2006, Vol. 6. 254--265."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s004460050028"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"}],"event":{"name":"RACS '18: International Conference on Research in Adaptive and Convergent Systems","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing","KISM Korean Institute of Smart Media"],"location":"Honolulu Hawaii","acronym":"RACS '18"},"container-title":["Proceedings of the 2018 Conference on Research in Adaptive and Convergent Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3264746.3264789","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3264746.3264789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:10:55Z","timestamp":1750212655000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3264746.3264789"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,9]]},"references-count":15,"alternative-id":["10.1145\/3264746.3264789","10.1145\/3264746"],"URL":"https:\/\/doi.org\/10.1145\/3264746.3264789","relation":{},"subject":[],"published":{"date-parts":[[2018,10,9]]},"assertion":[{"value":"2018-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}