{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T04:53:42Z","timestamp":1764305622981,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T00:00:00Z","timestamp":1515974400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Sustainability Program","award":["LO1401"],"award-info":[{"award-number":["LO1401"]}]},{"name":"Ministry of Interior of the Czech Republic","award":["VI20162018036"],"award-info":[{"award-number":["VI20162018036"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,1,15]]},"DOI":"10.1145\/3266444.3266446","type":"proceedings-article","created":{"date-parts":[[2018,10,16]],"date-time":"2018-10-16T13:23:10Z","timestamp":1539696190000},"page":"11-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["200 Gbps Hardware Accelerated Encryption System for FPGA Network Cards"],"prefix":"10.1145","author":[{"given":"Zdenek","family":"Martinasek","sequence":"first","affiliation":[{"name":"Brno University of Technology, Brno, Czech Rep"}]},{"given":"Jan","family":"Hajny","sequence":"additional","affiliation":[{"name":"Brno University of Technology, Brno, Czech Rep"}]},{"given":"David","family":"Smekal","sequence":"additional","affiliation":[{"name":"Brno University of Technology, Brno, Czech Rep"}]},{"given":"Lukas","family":"Malina","sequence":"additional","affiliation":[{"name":"Brno University of Technology, Brno, Czech Rep"}]},{"given":"Denis","family":"Matousek","sequence":"additional","affiliation":[{"name":"Netcope Technologies, Brno, Czech Rep"}]},{"given":"Michal","family":"Kekely","sequence":"additional","affiliation":[{"name":"Netcope Technologies, Brno, Czech Rep"}]},{"given":"Nele","family":"Mentens","sequence":"additional","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2018,1,15]]},"reference":[{"volume-title":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig). 1--7.","author":"Buhrow B.","key":"e_1_3_2_1_1_1","unstructured":"B. Buhrow , K. Fritz , B. Gilbert , and E. Daniel . 2015. A highly parallel AESGCM core for authenticated encryption of 400 Gb\/s network protocols . In 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig). 1--7. B. Buhrow, K. Fritz, B. Gilbert, and E. Daniel. 2015. A highly parallel AESGCM core for authenticated encryption of 400 Gb\/s network protocols. In 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig). 1--7."},{"key":"e_1_3_2_1_2_1","volume-title":"Recommendation for block cipher modes of operation: Galois\/Counter Mode (GCM) and GMAC. Special Publication (NIST SP)-800--38D","author":"Dworkin Morris J","year":"2007","unstructured":"Morris J Dworkin . 2007. Recommendation for block cipher modes of operation: Galois\/Counter Mode (GCM) and GMAC. Special Publication (NIST SP)-800--38D ( 2007 ). Morris J Dworkin. 2007. Recommendation for block cipher modes of operation: Galois\/Counter Mode (GCM) and GMAC. Special Publication (NIST SP)-800--38D (2007)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.05.004"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jksuci.2016.01.004"},{"key":"e_1_3_2_1_5_1","volume-title":"Advanced Encryption Standard (AES)","author":"PUB FIPS.","year":"2001","unstructured":"PUB FIPS. {n. d.}. 197 , Advanced Encryption Standard (AES) , National Institute of Standards and Technology, US Department of Commerce , November 2001 . ({n. d.}). http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf PUB FIPS. {n. d.}. 197, Advanced Encryption Standard (AES), National Institute of Standards and Technology, US Department of Commerce, November 2001. ({n. d.}). http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"volume-title":"2010 Proceedings of ESSCIRC. 202--205","author":"Henzen L.","key":"e_1_3_2_1_6_1","unstructured":"L. Henzen and W. Fichtner . 2010. FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications . In 2010 Proceedings of ESSCIRC. 202--205 . L. Henzen and W. Fichtner. 2010. FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications. In 2010 Proceedings of ESSCIRC. 202--205."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.17487\/RFC2402"},{"key":"e_1_3_2_1_8_1","volume-title":"IP Encapsulating Security Payload (ESP). RFC 4303. (Dec","author":"Kent Stephen","year":"2005","unstructured":"Stephen Kent . 2005. IP Encapsulating Security Payload (ESP). RFC 4303. (Dec . 2005 ). Stephen Kent. 2005. IP Encapsulating Security Payload (ESP). RFC 4303. (Dec. 2005)."},{"volume-title":"2017 International Conference on Systems, Signals and Image Processing (IWSSIP). 1--5.","author":"Korona M.","key":"e_1_3_2_1_9_1","unstructured":"M. Korona , K. Skowron , M. Trzepi'ski , and M. Rawski . 2017. FPGA implementation of IPsec protocol suite for multigigabit networks . In 2017 International Conference on Systems, Signals and Image Processing (IWSSIP). 1--5. M. Korona, K. Skowron, M. Trzepi'ski, and M. Rawski. 2017. FPGA implementation of IPsec protocol suite for multigigabit networks. In 2017 International Conference on Systems, Signals and Image Processing (IWSSIP). 1--5."},{"volume-title":"2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4.","author":"Koteshwara S.","key":"e_1_3_2_1_10_1","unstructured":"S. Koteshwara , A. Das , and K. K. Parhi . 2017. FPGA implementation and comparison of AES-GCM and Deoxys authenticated encryption schemes . In 2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4. S. Koteshwara, A. Das, and K. K. Parhi. 2017. FPGA implementation and comparison of AES-GCM and Deoxys authenticated encryption schemes. In 2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_16"},{"key":"e_1_3_2_1_12_1","volume-title":"Hardware-Accelerated Encryption with Strong Authentication. Security and Protection of Informationl 1, 9 (5","author":"Martinasek Zdenek","year":"2017","unstructured":"Zdenek Martinasek , Jan Hajny , Lukas Malina , and Denis Matousek . 2017. Hardware-Accelerated Encryption with Strong Authentication. Security and Protection of Informationl 1, 9 (5 2017 ), 59--73. Zdenek Martinasek, Jan Hajny, Lukas Malina, and Denis Matousek. 2017. Hardware-Accelerated Encryption with Strong Authentication. Security and Protection of Informationl 1, 9 (5 2017), 59--73."},{"key":"e_1_3_2_1_13_1","volume-title":"The Galois\/counter mode of operation (GCM). submission to NIST Modes of Operation Process 20","author":"McGrew David","year":"2004","unstructured":"David McGrew and John Viega . 2004. The Galois\/counter mode of operation (GCM). submission to NIST Modes of Operation Process 20 ( 2004 ). David McGrew and John Viega. 2004. The Galois\/counter mode of operation (GCM). submission to NIST Modes of Operation Process 20 (2004)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133969"},{"volume-title":"2018 2nd International Conference on Recent Advances in Signal Processing, Telecommunications Computing (SigTelCom). 126--131","author":"Nguyen T. T.","key":"e_1_3_2_1_15_1","unstructured":"T. T. Nguyen , V. C. Nguyen , T. V. Huynh , Q. Y. H. Luong , and T. H. Dang . 2018. Performance enhancement of encryption and authentication IP cores for IPSec based on multiple-core architecture and dynamic partial reconfiguration on FPGA . In 2018 2nd International Conference on Recent Advances in Signal Processing, Telecommunications Computing (SigTelCom). 126--131 . T. T. Nguyen, V. C. Nguyen, T. V. Huynh, Q. Y. H. Luong, and T. H. Dang. 2018. Performance enhancement of encryption and authentication IP cores for IPSec based on multiple-core architecture and dynamic partial reconfiguration on FPGA. In 2018 2nd International Conference on Recent Advances in Signal Processing, Telecommunications Computing (SigTelCom). 126--131."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"volume-title":"17th International Symposium on Design and Diagnostics of Electronic Circuits Systems. 189--194","author":"Pus V.","key":"e_1_3_2_1_17_1","unstructured":"V. Pus , L. Kekely , and J. Korenek . 2014. Design methodology of configurable high performance packet parser for FPGA . In 17th International Symposium on Design and Diagnostics of Electronic Circuits Systems. 189--194 . V. Pus, L. Kekely, and J. Korenek. 2014. Design methodology of configurable high performance packet parser for FPGA. In 17th International Symposium on Design and Diagnostics of Electronic Circuits Systems. 189--194."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEC.2009.120"},{"key":"e_1_3_2_1_19_1","volume-title":"Additional Diffie-Hellman Tests for the Internet Key Exchange Protocol Version 2 (IKEv2). RFC 6989. (July","author":"Sheffer Yaron","year":"2013","unstructured":"Yaron Sheffer and Scott Fluhrer . 2013. Additional Diffie-Hellman Tests for the Internet Key Exchange Protocol Version 2 (IKEv2). RFC 6989. (July 2013 ). Yaron Sheffer and Scott Fluhrer. 2013. Additional Diffie-Hellman Tests for the Internet Key Exchange Protocol Version 2 (IKEv2). RFC 6989. (July 2013)."},{"key":"e_1_3_2_1_20_1","volume-title":"14th IFAC Conference on Programmable Devices and Embedded Systems PDES 2016.","author":"Smekal David","year":"2016","unstructured":"David Smekal , Jakub Frolka , and Jan Hajny . 2016 . Acceleration of AES Encryption Algorithm Using Field Programmable Gate Arrays. IFAC-PapersOnLine 49, 25 (2016), 384 -- 389 . 14th IFAC Conference on Programmable Devices and Embedded Systems PDES 2016. David Smekal, Jakub Frolka, and Jan Hajny. 2016. Acceleration of AES Encryption Algorithm Using Field Programmable Gate Arrays. IFAC-PapersOnLine 49, 25 (2016), 384 -- 389. 14th IFAC Conference on Programmable Devices and Embedded Systems PDES 2016."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.04.006"},{"key":"e_1_3_2_1_22_1","unstructured":"Netcope Technologies. {n. d.}. NETCOPE FPGA Boards. ({n. d.}). https:\/\/www. netcope.com\/en\/products\/fpga-boards  Netcope Technologies. {n. d.}. NETCOPE FPGA Boards. ({n. d.}). https:\/\/www. netcope.com\/en\/products\/fpga-boards"},{"volume-title":"2017 IEEE 2nd International Verification and Security Workshop (IVSW). 140--145","author":"Vliegen J.","key":"e_1_3_2_1_23_1","unstructured":"J. Vliegen , O. Reparaz , and N. Mentens . 2017. Maximizing the throughput of threshold-protected AES-GCM implementations on FPGA . In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). 140--145 . J. Vliegen, O. Reparaz, and N. Mentens. 2017. Maximizing the throughput of threshold-protected AES-GCM implementations on FPGA. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). 140--145."},{"key":"e_1_3_2_1_24_1","unstructured":"Xilinx. {n. d.}. Virtex UltraScale+. ({n. d.}). https:\/\/www.xilinx.com\/products\/ silicon-devices\/fpga\/virtex-ultrascale-plus.html  Xilinx. {n. d.}. Virtex UltraScale+. ({n. d.}). https:\/\/www.xilinx.com\/products\/ silicon-devices\/fpga\/virtex-ultrascale-plus.html"}],"event":{"name":"CCS '18: 2018 ACM SIGSAC Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Toronto Canada","acronym":"CCS '18"},"container-title":["Proceedings of the 2018 Workshop on Attacks and Solutions in Hardware Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3266444.3266446","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3266444.3266446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:52Z","timestamp":1750278412000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3266444.3266446"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,15]]},"references-count":24,"alternative-id":["10.1145\/3266444.3266446","10.1145\/3266444"],"URL":"https:\/\/doi.org\/10.1145\/3266444.3266446","relation":{},"subject":[],"published":{"date-parts":[[2018,1,15]]},"assertion":[{"value":"2018-01-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}