{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,15]],"date-time":"2026-10-15T11:09:52Z","timestamp":1792062592486,"version":"4.4.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T00:00:00Z","timestamp":1539129600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002463","name":"General Motors Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002463","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["W911NF-17-1-0294"],"award-info":[{"award-number":["W911NF-17-1-0294"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 1409175, CPS 1446631, CNS 1563845, and CNS 1717589"],"award-info":[{"award-number":["CNS 1409175, CPS 1446631, CNS 1563845, and CNS 1717589"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10,10]]},"DOI":"10.1145\/3273905.3273911","type":"proceedings-article","created":{"date-parts":[[2018,10,9]],"date-time":"2018-10-09T12:14:26Z","timestamp":1539087266000},"page":"191-201","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Supporting I\/O and IPC via Fine-Grained OS Isolation for Mixed-Criticality Real-Time Tasks"],"prefix":"10.1145","author":[{"given":"Namhoon","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of North Carolina at Chapel Hill"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen","family":"Tang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of North Carolina at Chapel Hill"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathan","family":"Otterness","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of North Carolina at Chapel Hill"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James H.","family":"Anderson","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of North Carolina at Chapel Hill"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F. Donelson","family":"Smith","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of North Carolina at Chapel Hill"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donald E.","family":"Porter","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of North Carolina at Chapel Hill"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,10,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Trading Cores for Memory Bandwidth in Real-Time Systems. In RTAS '16","author":"Alhammad A.","unstructured":"A. Alhammad and R. Pellizzoni . Trading Cores for Memory Bandwidth in Real-Time Systems. In RTAS '16 . A. Alhammad and R. Pellizzoni. Trading Cores for Memory Bandwidth in Real-Time Systems. In RTAS '16."},{"key":"e_1_3_2_1_2_1","volume-title":"Memory Efficient Global Scheduling of Real-Time Tasks. In RTAS '15","author":"Alhammad A","unstructured":"A Alhammad , S. Wasly , and R. Pellizzoni . Memory Efficient Global Scheduling of Real-Time Tasks. In RTAS '15 . A Alhammad, S. Wasly, and R. Pellizzoni. Memory Efficient Global Scheduling of Real-Time Tasks. In RTAS '15."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.11"},{"key":"e_1_3_2_1_4_1","volume-title":"Memory Architecture for NoC-Based Real-Time Mixed Criticality Systems. In WMC '13","author":"Audsley N.","unstructured":"N. Audsley . Memory Architecture for NoC-Based Real-Time Mixed Criticality Systems. In WMC '13 . N. Audsley. Memory Architecture for NoC-Based Real-Time Mixed Criticality Systems. In WMC '13."},{"key":"e_1_3_2_1_5_1","volume-title":"Mixed-Criticality Scheduling with Dynamic Redistribution of Shared Cache. In ECRTS '17","author":"Awan M. A.","unstructured":"M. A. Awan , K. Bletsas , P.F. Souto , B. Akesson , and E. Tovar . Mixed-Criticality Scheduling with Dynamic Redistribution of Shared Cache. In ECRTS '17 . M. A. Awan, K. Bletsas, P.F. Souto, B. Akesson, and E. Tovar. Mixed-Criticality Scheduling with Dynamic Redistribution of Shared Cache. In ECRTS '17."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.05.011"},{"key":"e_1_3_2_1_7_1","unstructured":"A. Burns and R. Davis. 2014. Mixed Criticality Systems -- A Review. Technical Report. Department of Computer Science University of York.  A. Burns and R. Davis. 2014. Mixed Criticality Systems -- A Review. Technical Report. Department of Computer Science University of York."},{"key":"e_1_3_2_1_8_1","volume-title":"Position Paper CAST-32A: Multi-Core Processors. (November","author":"Software Certification Authorities","year":"2016","unstructured":"Certification Authorities Software Team (CAST). 2016. Position Paper CAST-32A: Multi-Core Processors. (November 2016 ). Certification Authorities Software Team (CAST). 2016. Position Paper CAST-32A: Multi-Core Processors. (November 2016)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139268"},{"key":"e_1_3_2_1_10_1","unstructured":"M. Chisholm N. Kim B. Ward N. Otterness J. Anderson and F.D. Smith. Reconciling the Tension Between Hardware Isolation and Data Sharing in Mixed-Criticality Multicore Systems. In RTSS 16.  M. Chisholm N. Kim B. Ward N. Otterness J. Anderson and F.D. Smith. Reconciling the Tension Between Hardware Isolation and Data Sharing in Mixed-Criticality Multicore Systems. In RTSS 16."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.36"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.120"},{"key":"e_1_3_2_1_13_1","unstructured":"G. Giannopoulou N. Stoimenov P. Huang and L.Thiele. Scheduling of Mixed-Criticality Applications on Resource-Sharing Multicore Systems. In EMSOFT 13.   G. Giannopoulou N. Stoimenov P. Huang and L.Thiele. Scheduling of Mixed-Criticality Applications on Resource-Sharing Multicore Systems. In EMSOFT 13."},{"key":"e_1_3_2_1_14_1","volume-title":"RTAS '17","author":"Guo D.","unstructured":"D. Guo and R. Pellizzoni . A Requests Bundling DRAM Controller for Mixed- Criticality Systems . In RTAS '17 . D. Guo and R. Pellizzoni. A Requests Bundling DRAM Controller for Mixed- Criticality Systems. In RTAS '17."},{"key":"e_1_3_2_1_15_1","unstructured":"M. Hassan and H. Patel. Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems. In RTAS 16.  M. Hassan and H. Patel. Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems. In RTAS 16."},{"key":"e_1_3_2_1_16_1","unstructured":"M. Hassan H. Patel and R. Pellizzoni. A Framework for Scheduling DRAM Memory Accesses for Multi-Core Mixed-Time Critical Systems. In RTAS 15.  M. Hassan H. Patel and R. Pellizzoni. A Framework for Scheduling DRAM Memory Accesses for Multi-Core Mixed-Time Critical Systems. In RTAS 15."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.24"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.11"},{"key":"e_1_3_2_1_19_1","volume-title":"RTCSA '03","author":"Huang T.-Y.","unstructured":"T.-Y. Huang , C.-C. Chou , and P.-Y. Chen . Bounding the Execution Times of DMA I\/O Tasks on Hard-Real-Time Embedded Systems . In RTCSA '03 . T.-Y. Huang, C.-C. Chou, and P.-Y. Chen. Bounding the Execution Times of DMA I\/O Tasks on Hard-Real-Time Embedded Systems. In RTCSA '03."},{"key":"e_1_3_2_1_20_1","volume-title":"Bounding DMA Interference on Hard-Real-Time Embedded Systems. J. Inf. Sci. Eng. 22 (09","author":"Huang T.-Y.","year":"2006","unstructured":"T.-Y. Huang , C.-C. Chou , and P.-Y. Chen . 2006. Bounding DMA Interference on Hard-Real-Time Embedded Systems. J. Inf. Sci. Eng. 22 (09 2006 ), 1229--1247. T.-Y. Huang, C.-C. Chou, and P.-Y. Chen. 2006. Bounding DMA Interference on Hard-Real-Time Embedded Systems. J. Inf. Sci. Eng. 22 (09 2006), 1229--1247."},{"key":"e_1_3_2_1_21_1","volume-title":"ICPADS '96","author":"Huang T.-Y.","unstructured":"T.-Y. Huang , J. W.-S. Liu , and J.-Y. Chung . Allowing cycle-Stealing Direct Memory Access I\/O Concurrent with Hard-Real-Time Programs . In ICPADS '96 . T.-Y. Huang, J. W.-S. Liu, and J.-Y. Chung. Allowing cycle-Stealing Direct Memory Access I\/O Concurrent with Hard-Real-Time Programs. In ICPADS '96."},{"key":"e_1_3_2_1_22_1","volume-title":"RTSS '96","author":"Huang T.-Y.","unstructured":"T.-Y. Huang , J. W.-S. Liu , and D. Hull . A Method for Bounding the Effect of DMA I\/O Interference on Program Execution Time . In RTSS '96 . T.-Y. Huang, J. W.-S. Liu, and D. Hull. A Method for Bounding the Effect of DMA I\/O Interference on Program Execution Time. In RTSS '96."},{"key":"e_1_3_2_1_23_1","volume-title":"RTSS '14","author":"Jalle J.","unstructured":"J. Jalle , E. Quinones , J. Abella , L. Fossati , M. Zulianello , and P. Cazorla . A Dual-Criticality Memory Controller (DCmc) Proposal and Evaluation of a Space Case Study . In RTSS '14 . J. Jalle, E. Quinones, J. Abella, L. Fossati, M. Zulianello, and P. Cazorla. A Dual-Criticality Memory Controller (DCmc) Proposal and Evaluation of a Space Case Study. In RTSS '14."},{"key":"e_1_3_2_1_24_1","volume-title":"RTAS '15","author":"Kim H.","unstructured":"H. Kim , D. Broman , E. Lee , M. Zimmer , A. Shrivastava , and J. Oh . A Predictable and Command-Level Priority-Based DRAM Controller for Mixed-Criticality Systems . In RTAS '15 . H. Kim, D. Broman, E. Lee, M. Zimmer, A. Shrivastava, and J. Oh. A Predictable and Command-Level Priority-Based DRAM Controller for Mixed-Criticality Systems. In RTAS '15."},{"key":"e_1_3_2_1_25_1","volume-title":"Bounding Memory Interference Delay in COTS-Based Multi-Core Systems. In RTAS '14","author":"Kim H.","unstructured":"H. Kim , D. de Niz , B. Andersson , M. Klein , O. Mutlu , and R. Rajkumar . Bounding Memory Interference Delay in COTS-Based Multi-Core Systems. In RTAS '14 . H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. Bounding Memory Interference Delay in COTS-Based Multi-Core Systems. In RTAS '14."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2014.54"},{"key":"e_1_3_2_1_28_1","volume-title":"RTAS '17","author":"Kim N.","unstructured":"N. Kim , M. Chisholm , N. Otterness , J. Anderson , and F.D. Smith . Allowing Shared Libraries while Supporting Hardware Isolation in Multicore Real-Time Systems . In RTAS '17 . N. Kim, M. Chisholm, N. Otterness, J. Anderson, and F.D. Smith. Allowing Shared Libraries while Supporting Hardware Isolation in Multicore Real-Time Systems. In RTAS '17."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3273905.3273911"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9272-9"},{"key":"e_1_3_2_1_31_1","volume-title":"WICERT '13","author":"Kotaba O.","unstructured":"O. Kotaba , J. Nowotsch , M. Paulitsch , S. Petters , and H. Theiling . Multicore in Real-Time Systems -- Temporal Isolation Challenges Due to Shared Resources . In WICERT '13 . O. Kotaba, J. Nowotsch, M. Paulitsch, S. Petters, and H. Theiling. Multicore in Real-Time Systems -- Temporal Isolation Challenges Due to Shared Resources. In WICERT '13."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.37"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2587644"},{"key":"e_1_3_2_1_34_1","unstructured":"LITMUSRT Project. 2018. (2018). http:\/\/www.litmus-rt.org\/.  LITMUSRT Project. 2018. (2018). http:\/\/www.litmus-rt.org\/."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.320"},{"key":"e_1_3_2_1_37_1","volume-title":"ARCS '14","author":"M\u00fcnch D.","unstructured":"D. M\u00fcnch , M. Paulitsch , and A. Herkersdorf . Temporal Separation for Hardware-Based I\/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using PCIe SR-IOV . In ARCS '14 . D. M\u00fcnch, M. Paulitsch, and A. Herkersdorf. Temporal Separation for Hardware-Based I\/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using PCIe SR-IOV. In ARCS '14."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","DOI":"10.21236\/ADA418752","volume-title":"Data Intensive Systems (DIS) Benchmark Performance Summary. (Aug","author":"Musmanno J.","year":"2003","unstructured":"J. Musmanno . 2003. Data Intensive Systems (DIS) Benchmark Performance Summary. (Aug . 2003 ). J. Musmanno. 2003. Data Intensive Systems (DIS) Benchmark Performance Summary. (Aug. 2003)."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.42"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.156"},{"key":"e_1_3_2_1_42_1","volume-title":"Worst Case Delay Analysis for Memory Interference in Multicore Systems. In DATE '10","author":"Pellizzoni R.","unstructured":"R. Pellizzoni , A. Schranzhofer , J. Chen , M. Caccamo , and L. Thiele . Worst Case Delay Analysis for Memory Interference in Multicore Systems. In DATE '10 . R. Pellizzoni, A. Schranzhofer, J. Chen, M. Caccamo, and L. Thiele. Worst Case Delay Analysis for Memory Interference in Multicore Systems. In DATE '10."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018113"},{"key":"e_1_3_2_1_44_1","volume-title":"Event-Driven Bandwidth Allocation with Formal Guarantees for Camera Networks. In RTSS '17","author":"Seetanadi G.","unstructured":"G. Seetanadi , J. C\u00e1mara , L. Almeida , K. \u00c5rz\u00e9n , and M. Maggio . Event-Driven Bandwidth Allocation with Formal Guarantees for Camera Networks. In RTSS '17 . G. Seetanadi, J. C\u00e1mara, L. Almeida, K. \u00c5rz\u00e9n, and M. Maggio. Event-Driven Bandwidth Allocation with Formal Guarantees for Camera Networks. In RTSS '17."},{"key":"e_1_3_2_1_45_1","volume-title":"RTAS '16","author":"Tabish R.","unstructured":"R. Tabish , R. Mancuso , S. Wasly , A. Alhammad , S. Phatak , R. Pellizzoni , and M. Caccamo . A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems . In RTAS '16 . R. Tabish, R. Mancuso, S. Wasly, A. Alhammad, S. Phatak, R. Pellizzoni, and M. Caccamo. A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems. In RTAS '16."},{"key":"e_1_3_2_1_46_1","volume-title":"RTAS '16","author":"Valsan P.","unstructured":"P. Valsan , H. Yun , and F. Farshchi . Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems . In RTAS '16 . P. Valsan, H. Yun, and F. Farshchi. Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems. In RTAS '16."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.35"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.26"},{"key":"e_1_3_2_1_49_1","volume-title":"Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation. In RTAS '16","author":"Xu M.","unstructured":"M. Xu , L. T. X. Phan , H.-Y. Choi , and I. Lee . Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation. In RTAS '16 . M. Xu, L. T. X. Phan, H.-Y. Choi, and I. Lee. Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation. In RTAS '16."},{"key":"e_1_3_2_1_50_1","volume-title":"RTAS '17","author":"Xu M.","unstructured":"M. Xu , L. T. X. Phan , H. Y. Choi , and I. Lee . vCAT: Dynamic Cache Management using CAT Virtualization . In RTAS '17 . M. Xu, L. T. X. Phan, H. Y. Choi, and I. Lee. vCAT: Dynamic Cache Management using CAT Virtualization. In RTAS '17."},{"key":"e_1_3_2_1_51_1","volume-title":"PALLOC: DRAM Bank-Aware Memory Allocator for Performance Isolation on Multicoore Platforms. In RTAS '14","author":"Yun H.","unstructured":"H. Yun , R. Mancuso , Z. Wu , and R. Pellizzoni . PALLOC: DRAM Bank-Aware Memory Allocator for Performance Isolation on Multicoore Platforms. In RTAS '14 . H. Yun, R. Mancuso, Z. Wu, and R. Pellizzoni. PALLOC: DRAM Bank-Aware Memory Allocator for Performance Isolation on Multicoore Platforms. In RTAS '14."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.32"}],"event":{"name":"RTNS '18: 26th International Conference on Real-Time Networks and Systems","location":"Chasseneuil-du-Poitou France","acronym":"RTNS '18","sponsor":["University of Poitiers University of Poitiers"]},"container-title":["Proceedings of the 26th International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273905.3273911","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3273905.3273911","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3273905.3273911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:44:43Z","timestamp":1750207483000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273905.3273911"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,10]]},"references-count":52,"alternative-id":["10.1145\/3273905.3273911","10.1145\/3273905"],"URL":"https:\/\/doi.org\/10.1145\/3273905.3273911","relation":{},"subject":[],"published":{"date-parts":[[2018,10,10]]},"assertion":[{"value":"2018-10-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}