{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:02Z","timestamp":1750221062152,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T00:00:00Z","timestamp":1539129600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10,10]]},"DOI":"10.1145\/3273905.3273928","type":"proceedings-article","created":{"date-parts":[[2018,10,9]],"date-time":"2018-10-09T12:14:26Z","timestamp":1539087266000},"page":"202-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Configurations and Optimizations of TDMA Schedules for Periodic Packet Communication on Networks on Chip"],"prefix":"10.1145","author":[{"given":"Tim","family":"Harde","sequence":"first","affiliation":[{"name":"TU Dortmund University, Germany"}]},{"given":"Matthias","family":"Freier","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH, Germany"}]},{"given":"Georg","family":"von der Br\u00fcggen","sequence":"additional","affiliation":[{"name":"TU Dortmund University, Germany"}]},{"given":"Jian-Jia","family":"Chen","sequence":"additional","affiliation":[{"name":"TU Dortmund University, Germany"}]}],"member":"320","published-online":{"date-parts":[[2018,10,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Computing and Architecture","author":"Agarwal A.","year":"2009","unstructured":"A. Agarwal , C. Iskander , and R. Shankar . Survey of network on chip (noc) architectures and contributions. Journal of Engineering , Computing and Architecture , 2009 . A. Agarwal, C. Iskander, and R. Shankar. Survey of network on chip (noc) architectures and contributions. Journal of Engineering, Computing and Architecture, 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"e_1_3_2_1_3_1","volume-title":"DATE'14","author":"Biewer A.","year":"2014","unstructured":"A. Biewer , J. Gladigau , and C. Haubelt . A novel model for system-level decision making with combined asp and smt solving . In DATE'14 , Dresden, Germany , 2014 . IEEE Computer Society , ref: http:\/\/bosch.com. A. Biewer, J. Gladigau, and C. Haubelt. A novel model for system-level decision making with combined asp and smt solving. In DATE'14, Dresden, Germany, 2014. IEEE Computer Society, ref: http:\/\/bosch.com."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176287"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0791-1","volume-title":"Availability and Serviceability of Networks-on-Chip","author":"Cota E.","year":"2012","unstructured":"E. Cota , A. Morais Amory , and SpringerLink. Reliability , Availability and Serviceability of Networks-on-Chip . Springer US , Boston, MA , 2012 . E. Cota, A. Morais Amory, and SpringerLink. Reliability, Availability and Serviceability of Networks-on-Chip. Springer US, Boston, MA, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2014.12"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"e_1_3_2_1_11_1","first-page":"48","volume-title":"RTSS workshop on REACTION","author":"Freier M.","year":"2014","unstructured":"M. Freier and J.-J. Chen . Time triggered scheduling analysis for real-time applications on multicore platforms . In RTSS workshop on REACTION , pages 48 -- 53 , 2014 . M. Freier and J.-J. Chen. Time triggered scheduling analysis for real-time applications on multicore platforms. In RTSS workshop on REACTION, pages 48--53, 2014."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.299"},{"key":"e_1_3_2_1_16_1","first-page":"250","volume-title":"DATE","author":"Hansson A.","year":"2009","unstructured":"A. Hansson , M. Subburaman , and K. Goossens . Aelite: A flit-synchronous network on chip with composable and predictable services. In Design, Automation and Test in Europe , DATE , pages 250 -- 255 , 2009 . A. Hansson, M. Subburaman, and K. Goossens. Aelite: A flit-synchronous network on chip with composable and predictable services. In Design, Automation and Test in Europe, DATE, pages 250--255, 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19971369"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2623619"},{"key":"e_1_3_2_1_19_1","unstructured":"Ibm ilog cplex optimization studio. http:\/\/www-03.ibm.com\/software\/products\/de\/ibmilogcpleoptistud. Accessed: 2015-09-22.  Ibm ilog cplex optimization studio. http:\/\/www-03.ibm.com\/software\/products\/de\/ibmilogcpleoptistud. Accessed: 2015-09-22."},{"key":"e_1_3_2_1_20_1","volume-title":"Analysis of buffering effects on hard real-time priority-pre-emptive wormhole networks. arXiv, abs\/1606.02942","author":"Indrusiak L. S.","year":"2016","unstructured":"L. S. Indrusiak , A. Burns , and B. Nikolic . Analysis of buffering effects on hard real-time priority-pre-emptive wormhole networks. arXiv, abs\/1606.02942 , 2016 . L. S. Indrusiak, A. Burns, and B. Nikolic. Analysis of buffering effects on hard real-time priority-pre-emptive wormhole networks. arXiv, abs\/1606.02942, 2016."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1002\/dac.2439"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2516821.2516849"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis (WCET)","author":"Kelter T.","year":"2013","unstructured":"T. Kelter , T. Harde , P. Marwedel , and H. Falk . Evaluation of resource arbitration methods for multi-core real-time systems. In C. Maiza, editor , Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis (WCET) , Paris, France , July 2013 . T. Kelter, T. Harde, P. Marwedel, and H. Falk. Evaluation of resource arbitration methods for multi-core real-time systems. In C. Maiza, editor, Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis (WCET), Paris, France, July 2013."},{"key":"e_1_3_2_1_25_1","first-page":"527","volume-title":"Proceedings. 1998 International Conference on Parallel Processing (Cat. No.98EX205)","author":"Kim B.","year":"1998","unstructured":"B. Kim , J. Kim , S. Hong , and S. Lee . A real-time communication method for wormhole switching networks . In Proceedings. 1998 International Conference on Parallel Processing (Cat. No.98EX205) , pages 527 -- 534 , Aug 1998 . B. Kim, J. Kim, S. Hong, and S. Lee. A real-time communication method for wormhole switching networks. In Proceedings. 1998 International Conference on Parallel Processing (Cat. No.98EX205), pages 527--534, Aug 1998."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_3_2_1_27_1","first-page":"18","volume-title":"Computer-Aided Design, 2007. ICCAD 2007. IEEE\/ACM International Conference on","author":"Lu Z.","year":"2007","unstructured":"Z. Lu and A. Jantsch . Slot allocation using logical networks for tdm virtual-circuit configuration for network-on-chip . In Computer-Aided Design, 2007. ICCAD 2007. IEEE\/ACM International Conference on , pages 18 -- 25 , Nov 2007 . Z. Lu and A. Jantsch. Slot allocation using logical networks for tdm virtual-circuit configuration for network-on-chip. In Computer-Aided Design, 2007. ICCAD 2007. IEEE\/ACM International Conference on, pages 18--25, Nov 2007."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120767"},{"volume-title":"Automation and Test in Europe Conference and Exposition (DATE.","author":"Millberg M.","key":"e_1_3_2_1_29_1","unstructured":"M. Millberg , E. Nilsson , R. Thid , and A. Jantsch . Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In Design , Automation and Test in Europe Conference and Exposition (DATE. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In Design, Automation and Test in Europe Conference and Exposition (DATE."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346219"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/WPDRTS.1994.365629"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.25"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837359"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397996"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.43"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/WISP.2015.7139151"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118417"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903023"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2686391"}],"event":{"name":"RTNS '18: 26th International Conference on Real-Time Networks and Systems","sponsor":["University of Poitiers University of Poitiers"],"location":"Chasseneuil-du-Poitou France","acronym":"RTNS '18"},"container-title":["Proceedings of the 26th International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273905.3273928","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3273905.3273928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:44:44Z","timestamp":1750207484000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273905.3273928"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,10]]},"references-count":40,"alternative-id":["10.1145\/3273905.3273928","10.1145\/3273905"],"URL":"https:\/\/doi.org\/10.1145\/3273905.3273928","relation":{},"subject":[],"published":{"date-parts":[[2018,10,10]]},"assertion":[{"value":"2018-10-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}