{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:01Z","timestamp":1750221061408,"version":"3.41.0"},"reference-count":68,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T00:00:00Z","timestamp":1535414400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2018,8,28]]},"abstract":"<jats:p>To improve system performance, operating systems (OSes) often undertake activities that require modification of virtual-to-physical address translations. For example, the OS may migrate data between physical pages to manage heterogeneous memory devices. We refer to such activities as page remappings. Unfortunately, page remappings are expensive. We show that a big part of this cost arises from address translation coherence, particularly on systems employing virtualization. In response, we propose hardware translation invalidation and coherence or HATRIC, a readily implementable hardware mechanism to piggyback translation coherence atop existing cache coherence protocols. We perform detailed studies using KVM-based virtualization, showing that HATRIC achieves up to 30% performance and 10% energy benefits, for per-CPU area overheads of 0.2%. We also quantify HATRIC's benefits on systems running Xen and find up to 33% performance improvements.<\/jats:p>","DOI":"10.1145\/3273982.3273988","type":"journal-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T13:45:11Z","timestamp":1535636711000},"page":"57-70","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Translation Coherence for Virtualized Systems"],"prefix":"10.1145","volume":"52","author":[{"given":"Zi","family":"Yan","sequence":"first","affiliation":[{"name":"Rutgers University"}]},{"given":"J\u00e1n","family":"Vesel\u00fd","sequence":"additional","affiliation":[{"name":"Rutgers University"}]},{"given":"Guilherme","family":"Cox","sequence":"additional","affiliation":[{"name":"Rutgers University"}]},{"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Rutgers University"}]}],"member":"320","published-online":{"date-parts":[[2018,8,28]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1145\/1168857.1168860"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1145\/2694344.2694381"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.5555\/2337159.2337214"},{"key":"e_1_2_1_4_1","volume-title":"Retrieved","author":"Arcangeli Andrea","year":"2010","unstructured":"Andrea Arcangeli . 2010 . Transparent Hugepage Support. KVM Forum (August 2010) . Retrieved April 18, 2017 from https:\/\/www.linux-kvm.org\/images\/9\/9e\/ 2010-forum-thp.pdf Andrea Arcangeli. 2010. Transparent Hugepage Support. KVM Forum (August 2010). Retrieved April 18, 2017 from https:\/\/www.linux-kvm.org\/images\/9\/9e\/ 2010-forum-thp.pdf"},{"key":"e_1_2_1_5_1","volume-title":"Lavanya Subramanian, Gabriel H. Loh, and Onur Mutlu.","author":"Ausavarungnirun Rachata","year":"2012","unstructured":"Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian, Gabriel H. Loh, and Onur Mutlu. 2012 . Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems. In Proceed- ings of the 39th Annual International Symposium on Computer Architecture (ISCA '12). IEEE Computer Society , Washington, DC, USA, 416-427. http: \/\/dl.acm.org\/citation.cfm?id=2337159.2337207 Rachata Ausavarungnirun, Kevin Kai-Wei Chang, Lavanya Subramanian, Gabriel H. Loh, and Onur Mutlu. 2012. Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems. In Proceed- ings of the 39th Annual International Symposium on Computer Architecture (ISCA '12). IEEE Computer Society, Washington, DC, USA, 416-427. http: \/\/dl.acm.org\/citation.cfm?id=2337159.2337207"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1109\/HOTI.2015.17"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1145\/1815961.1815970"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/2000064.2000101"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/1346281.1346286"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1145\/2540708.2540741"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/3037697.3037705"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.5555\/2014698.2014896"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1109\/MICRO.2006.18"},{"volume-title":"Improving DRAM performance by parallelizing refreshes with accesses. In 2014 IEEE 20th Interna- tional Symposium on High Performance Computer Architecture (HPCA). 356-367","author":"Kai-Wei Chang Kevin","unstructured":"Kevin Kai-Wei Chang , Donghyuk Lee , Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Yoongu Kim , and Onur Mutlu . 2014. Improving DRAM performance by parallelizing refreshes with accesses. In 2014 IEEE 20th Interna- tional Symposium on High Performance Computer Architecture (HPCA). 356-367 . Kevin Kai-Wei Chang, Donghyuk Lee, Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerson, Yoongu Kim, and Onur Mutlu. 2014. Improving DRAM performance by parallelizing refreshes with accesses. In 2014 IEEE 20th Interna- tional Symposium on High Performance Computer Architecture (HPCA). 356-367.","key":"e_1_2_1_15_1"},{"key":"e_1_2_1_16_1","volume-title":"Retrieved","author":"Corbet Jonathan","year":"2016","unstructured":"Jonathan Corbet . 2016 . Heterogeneous memory management. (2016) . Retrieved April 18, 2017 from http:\/\/lwn.net\/Articles\/684916 Jonathan Corbet. 2016. Heterogeneous memory management. (2016). Retrieved April 18, 2017 from http:\/\/lwn.net\/Articles\/684916"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1145\/3037697.3037704"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1145\/2541228.2541230"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1109\/TC.1979.1675302"},{"key":"e_1_2_1_20_1","first-page":"35","article-title":"Rack-scale Computing (Dagstuhl Seminar 15421)","volume":"5","author":"Falsafi Babak","year":"2016","unstructured":"Babak Falsafi , Tim Harris , Dushyanth Narayanan , and David A. Patterson . 2016 . Rack-scale Computing (Dagstuhl Seminar 15421) . Dagstuhl Reports 5 , 10 (2016), 35 - 49 . Babak Falsafi, Tim Harris, Dushyanth Narayanan, and David A. Patterson. 2016. Rack-scale Computing (Dagstuhl Seminar 15421). Dagstuhl Reports 5, 10 (2016), 35-49.","journal-title":"Dagstuhl Reports"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1145\/1077603.1077688"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1145\/2150976.2150982"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/MICRO.2014.37"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1109\/ISCA.2016.67"},{"key":"e_1_2_1_25_1","first-page":"231","volume-title":"Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference (USENIX ATC'14). USENIX Association","author":"Gaud Fabien","year":"2014","unstructured":"Fabien Gaud , Baptiste Lepers , Jeremie Decouchant , Justin Funston , Alexandra Fedorova , and Vivien Qu\u00e9ma . 2014 . Large Pages May Be Harmful on NUMA Systems . In Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference (USENIX ATC'14). USENIX Association , Berkeley, CA, USA , 231 - 242 . http:\/\/dl.acm.org\/citation.cfm?id=2643634.2643659 Fabien Gaud, Baptiste Lepers, Jeremie Decouchant, Justin Funston, Alexandra Fedorova, and Vivien Qu\u00e9ma. 2014. Large Pages May Be Harmful on NUMA Systems. In Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference (USENIX ATC'14). USENIX Association, Berkeley, CA, USA, 231-242. http:\/\/dl.acm.org\/citation.cfm?id=2643634.2643659"},{"key":"e_1_2_1_26_1","volume-title":"Retrieved","author":"Glisse Jerome","year":"2016","unstructured":"Jerome Glisse . 2016 . HMM (Heterogeneous memory management) v5. (2016) . Retrieved April 18, 2017 from http:\/\/lwn.net\/Articles\/619067 Jerome Glisse. 2016. HMM (Heterogeneous memory management) v5. (2016). Retrieved April 18, 2017 from http:\/\/lwn.net\/Articles\/619067"},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_1","DOI":"10.1145\/2731186.2731187"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1145\/1186736.1186737"},{"volume-title":"Retrieved","year":"2015","unstructured":"Intel. 2015 . Introducing Intel Optane Technology - Bringing 3D XPoint Memory to Storage and Memory Products. (2015) . Retrieved April 18, 2017 from https:\/\/newsroom.intel.com\/press-kits\/ introducing-intel-optane-technology-bringing-3d-xpoint-memory-to-storage\\ -and-memory-products Intel. 2015. Introducing Intel Optane Technology - Bringing 3D XPoint Memory to Storage and Memory Products. (2015). Retrieved April 18, 2017 from https:\/\/newsroom.intel.com\/press-kits\/ introducing-intel-optane-technology-bringing-3d-xpoint-memory-to-storage\\ -and-memory-products","key":"e_1_2_1_29_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1145\/263272.263332"},{"key":"e_1_2_1_31_1","first-page":"185","volume-title":"Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microar- chitecture (MICRO 35)","author":"Kadayif I.","unstructured":"I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , and G. Chen . 2002. Generating Physical Addresses Directly for Saving Instruction TLB Energy . In Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microar- chitecture (MICRO 35) . IEEE Computer Society Press, Los Alamitos, CA, USA , 185 - 196 . http:\/\/dl.acm.org\/citation.cfm?id=774861.774882 I. Kadayif, A. Sivasubramaniam, M. Kandemir, G. Kandiraju, and G. Chen. 2002. Generating Physical Addresses Directly for Saving Instruction TLB Energy. In Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microar- chitecture (MICRO 35). IEEE Computer Society Press, Los Alamitos, CA, USA, 185-196. http:\/\/dl.acm.org\/citation.cfm?id=774861.774882"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1145\/2830772.2830808"},{"volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 631-643","author":"Karakostas Vasileios","unstructured":"Vasileios Karakostas , Jayneel Gandhi , Adrian Cristal , Mark D. Hill , Kathryn S. McKinley , Mario Nemirovsky , Michael M. Swift , and Osman S. Unsal . 2016. Energy-efficient address translation . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 631-643 . Vasileios Karakostas, Jayneel Gandhi, Adrian Cristal, Mark D. Hill, Kathryn S. McKinley, Mario Nemirovsky, Michael M. Swift, and Osman S. Unsal. 2016. Energy-efficient address translation. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 631-643.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","volume-title":"Retrieved","author":"Khandaul Anshuman","year":"2016","unstructured":"Anshuman Khandaul . 2016 . Define coherent device memory node. (2016) . Retrieved April 18, 2017 from http:\/\/lwn.net\/Articles\/404403 Anshuman Khandaul. 2016. Define coherent device memory node. (2016). Retrieved April 18, 2017 from http:\/\/lwn.net\/Articles\/404403"},{"key":"e_1_2_1_35_1","first-page":"1","volume-title":"2014 IEEE Hot Chips 26 Symposium (HCS) 00","author":"Kim Joonyoung","year":"2014","unstructured":"Joonyoung Kim , Younsu Kim , undefined, undefined, undefined, and undefined. 2014 . HBM: Memory solution for bandwidth-hungry processors . 2014 IEEE Hot Chips 26 Symposium (HCS) 00 (2014), 1 - 24 . Joonyoung Kim, Younsu Kim, undefined, undefined, undefined, and undefined. 2014. HBM: Memory solution for bandwidth-hungry processors. 2014 IEEE Hot Chips 26 Symposium (HCS) 00 (2014), 1-24."},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.5555\/3026877.3026931"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.5555\/2813767.2813788"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1109\/MM.2012.25"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_1","DOI":"10.1145\/1065010.1065034"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1145\/2445572.2445574"},{"doi-asserted-by":"publisher","key":"e_1_2_1_41_1","DOI":"10.1145\/2872362.2872399"},{"doi-asserted-by":"publisher","key":"e_1_2_1_42_1","DOI":"10.1145\/2209249.2209269"},{"volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 126-136","author":"Meswani Mitesh R.","unstructured":"Mitesh R. Meswani , Sergey Blagodurov , David Roberts , John Slice , Mike Ignatowski , and Gabriel H. Loh . 2015. Heterogeneous memory architectures: A HW\/SW approach for mixing die-stacked and off-package memories . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 126-136 . Mitesh R. Meswani, Sergey Blagodurov, David Roberts, John Slice, Mike Ignatowski, and Gabriel H. Loh. 2015. Heterogeneous memory architectures: A HW\/SW approach for mixing die-stacked and off-package memories. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 126-136.","key":"e_1_2_1_43_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_44_1","DOI":"10.1109\/MICRO.2007.30"},{"doi-asserted-by":"publisher","key":"e_1_2_1_45_1","DOI":"10.1145\/844128.844138"},{"doi-asserted-by":"publisher","key":"e_1_2_1_46_1","DOI":"10.1109\/PACT.2015.30"},{"doi-asserted-by":"publisher","key":"e_1_2_1_47_1","DOI":"10.1145\/2892242.2892245"},{"doi-asserted-by":"publisher","key":"e_1_2_1_48_1","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_2_1_49_1","first-page":"1","article-title":"MLP aware heterogeneous memory system. In 2011 Design","author":"Phadke Sujay","year":"2011","unstructured":"Sujay Phadke and Satish Narayanasamy . 2011 . MLP aware heterogeneous memory system. In 2011 Design , Automation Test in Europe. 1 - 6 . Sujay Phadke and Satish Narayanasamy. 2011. MLP aware heterogeneous memory system. In 2011 Design, Automation Test in Europe. 1-6.","journal-title":"Automation Test in Europe."},{"volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 558-567","author":"Pham Binh","unstructured":"Binh Pham , Abhishek Bhattacharjee , Yasuko Eckert , and Gabriel H. Loh . 2014. Increasing TLB reach by exploiting clustering in page translations . In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 558-567 . Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014. Increasing TLB reach by exploiting clustering in page translations. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 558-567.","key":"e_1_2_1_50_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_51_1","DOI":"10.1109\/MICRO.2012.32"},{"doi-asserted-by":"publisher","key":"e_1_2_1_53_1","DOI":"10.1145\/2830772.2830773"},{"doi-asserted-by":"publisher","key":"e_1_2_1_54_1","DOI":"10.1145\/1995896.1995911"},{"doi-asserted-by":"publisher","key":"e_1_2_1_55_1","DOI":"10.1109\/HIPC.2010.5713191"},{"doi-asserted-by":"publisher","key":"e_1_2_1_56_1","DOI":"10.1109\/HPCA.2013.6522328"},{"doi-asserted-by":"crossref","unstructured":"Bogdan F. Romanescu Alvin R. Lebeck Daniel J. Sorin and Anne Bracy. 2010. UNified Instruction\/Translation\/Data (UNITD) coherence: One protocol to rule them all. In HPCA - 16 2010 The Sixteenth International Symposium on High- Performance Computer Architecture. 1-12.  Bogdan F. Romanescu Alvin R. Lebeck Daniel J. Sorin and Anne Bracy. 2010. UNified Instruction\/Translation\/Data (UNITD) coherence: One protocol to rule them all. In HPCA - 16 2010 The Sixteenth International Symposium on High- Performance Computer Architecture. 1-12.","key":"e_1_2_1_57_1","DOI":"10.1109\/HPCA.2010.5416643"},{"doi-asserted-by":"publisher","key":"e_1_2_1_58_1","DOI":"10.1145\/2749469.2750379"},{"key":"e_1_2_1_59_1","volume-title":"Retrieved","author":"Shah Agam","year":"2014","unstructured":"Agam Shah . 2014 . Micron's Revolutionary Hybrid Memory Cube Tech is 15 Times Faster than Today's DRAM. (2014) . Retrieved April 18, 2017 from http:\/\/www.pcworld.com\/article\/2366680\/ computer-memory-overhaul-due-with-microns-hmc-in-early-2015.html Agam Shah. 2014. Micron's Revolutionary Hybrid Memory Cube Tech is 15 Times Faster than Today's DRAM. (2014). Retrieved April 18, 2017 from http:\/\/www.pcworld.com\/article\/2366680\/ computer-memory-overhaul-due-with-microns-hmc-in-early-2015.html"},{"key":"e_1_2_1_60_1","volume-title":"Retrieved","author":"Sodani Avinash","year":"2011","unstructured":"Avinash Sodani . 2011 . Race to Exascale: Opportunities and Challenges. (2011) . Retrieved April 18, 2017 from https:\/\/www.microarch.org\/micro44\/files\/Micro% 20Keynote%20Final%20-%20Avinash%20Sodani.pdf Avinash Sodani. 2011. Race to Exascale: Opportunities and Challenges. (2011). Retrieved April 18, 2017 from https:\/\/www.microarch.org\/micro44\/files\/Micro% 20Keynote%20Final%20-%20Avinash%20Sodani.pdf"},{"key":"e_1_2_1_61_1","volume-title":"Wood","author":"Sorin Daniel J.","year":"2011","unstructured":"Daniel J. Sorin , Mark D. Hill , and David A . Wood . 2011 . A Primer on Memory Consistency and Cache Coherence (1st ed.). Morgan & Claypool Publishers . Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2011. A Primer on Memory Consistency and Cache Coherence (1st ed.). Morgan & Claypool Publishers."},{"doi-asserted-by":"publisher","key":"e_1_2_1_62_1","DOI":"10.1109\/TPDS.2016.2526003"},{"doi-asserted-by":"publisher","key":"e_1_2_1_63_1","DOI":"10.1145\/195473.195531"},{"doi-asserted-by":"crossref","unstructured":"Jan Vesely Arkaprava Basu Mark Oskin Gabriel H. Loh and Abhishek Bhattacharjee. 2016. Observations and opportunities in architecting shared virtual memory for heterogeneous systems. In 2016 IEEE International Sympo- sium on Performance Analysis of Systems and Software (ISPASS). 161-171.  Jan Vesely Arkaprava Basu Mark Oskin Gabriel H. Loh and Abhishek Bhattacharjee. 2016. Observations and opportunities in architecting shared virtual memory for heterogeneous systems. In 2016 IEEE International Sympo- sium on Performance Analysis of Systems and Software (ISPASS). 161-171.","key":"e_1_2_1_64_1","DOI":"10.1109\/ISPASS.2016.7482091"},{"doi-asserted-by":"publisher","key":"e_1_2_1_65_1","DOI":"10.1109\/PACT.2011.65"},{"volume-title":"Retrieved","year":"2011","unstructured":"VMware. 2011 . Performance Best Practices for VMware vSphere 5.0. (2011) . Retrieved April 18, 2017 from https:\/\/www.vmware.com\/pdf\/Perf_Best_Practices_ vSphere5.0.pdf VMware. 2011. Performance Best Practices for VMware vSphere 5.0. (2011). Retrieved April 18, 2017 from https:\/\/www.vmware.com\/pdf\/Perf_Best_Practices_ vSphere5.0.pdf","key":"e_1_2_1_66_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_67_1","DOI":"10.1109\/MDT.2011.20"},{"volume-title":"Emerging Memory Technologies: Design, Architecture, and Applications","author":"Xie Yuan","unstructured":"Yuan Xie . 2013. Emerging Memory Technologies: Design, Architecture, and Applications . Springer Publishing Company, Inc orporated. Yuan Xie. 2013. Emerging Memory Technologies: Design, Architecture, and Applications. Springer Publishing Company, Incorporated.","key":"e_1_2_1_68_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_69_1","DOI":"10.1145\/2540708.2540739"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273982.3273988","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3273982.3273988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:44:44Z","timestamp":1750207484000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273982.3273988"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,28]]},"references-count":68,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,8,28]]}},"alternative-id":["10.1145\/3273982.3273988"],"URL":"https:\/\/doi.org\/10.1145\/3273982.3273988","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2018,8,28]]},"assertion":[{"value":"2018-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}