{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:42:28Z","timestamp":1757450548593,"version":"3.41.0"},"reference-count":77,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T00:00:00Z","timestamp":1535414400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2018,8,28]]},"abstract":"<jats:p>With mainstream technologies to couple logic tightly with memory on the horizon, near-memory processing has re-emerged as a promising approach to improving performance and energy for data-centric computing. DRAM, however, is primarily designed for density and low cost, with a rigid internal organization that favors coarse-grain streaming rather than byte-level random access. This paper makes the case that treating DRAM as a block-oriented streaming device yields significant efficiency and performance benefits, which motivate for algorithm\/architecture co-design to favor streaming access patterns, even at the price of a higher order algorithmic complexity. We present the Mondrian Data Engine that drastically improves the runtime and energy efficiency of basic in-memory analytic operators, despite doing more work as compared to traditional CPU-optimized algorithms, which heavily rely on random accesses and deep cache hierarchies<\/jats:p>","DOI":"10.1145\/3273982.3273992","type":"journal-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T13:45:11Z","timestamp":1535636711000},"page":"109-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Algorithm\/Architecture Co-Design for Near-Memory Processing"],"prefix":"10.1145","volume":"52","author":[{"given":"Mario","family":"Drumond","sequence":"first","affiliation":[{"name":"EcoCloud, EPFL"}]},{"given":"Alexandros","family":"Daglis","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}]},{"given":"Nooshin","family":"Mirzadeh","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}]},{"given":"Dmitrii","family":"Ustiugov","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}]},{"given":"Javier","family":"Picorel","sequence":"additional","affiliation":[{"name":"Huawei"}]},{"given":"Babak","family":"Falsafi","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[{"name":"University of Edinburgh"}]},{"given":"Dionisios","family":"Pnevmatikatos","sequence":"additional","affiliation":[{"name":"FORTH-ICS &amp; ECE-TUC"}]}],"member":"320","published-online":{"date-parts":[[2018,8,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2602024"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_2_1_5_1","volume-title":"Retrieved","author":"AMD.","year":"2016","unstructured":"AMD. 2016 . High Bandwidth Memory, Reinventing Memory Technology. (2016) . Retrieved April 26, 2017 from http:\/\/www.amd.com\/en-us\/innovations\/ software-technologies\/hbm. AMD. 2016. High Bandwidth Memory, Reinventing Memory Technology. (2016). Retrieved April 26, 2017 from http:\/\/www.amd.com\/en-us\/innovations\/ software-technologies\/hbm."},{"key":"e_1_2_1_6_1","volume-title":"Retrieved","author":"ARM.","year":"2017","unstructured":"ARM. 2017 . Cortex-A35 Processor. (2017) . Retrieved April 26, 2017 from https:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a35-processor.php. ARM. 2017. Cortex-A35 Processor. (2017). Retrieved April 26, 2017 from https:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a35-processor.php."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732219.2732227"},{"key":"e_1_2_1_9_1","volume-title":"Retrieved","author":"Balkesen Cagri","year":"2013","unstructured":"Cagri Balkesen , Gustavo Alonso , Jens Teubner , and M Tamer Ozsu . 2013 . Multicore hash joins source code. (2013) . Retrieved April 26, 2017 from https:\/\/www.systems.ethz.ch\/node\/334\/. Cagri Balkesen, Gustavo Alonso, Jens Teubner, and M Tamer Ozsu. 2013. Multicore hash joins source code. (2013). Retrieved April 26, 2017 from https:\/\/www.systems.ethz.ch\/node\/334\/."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2013.6544839"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989328"},{"key":"e_1_2_1_12_1","volume-title":"Preceedings of the Second Biennial Conference on Innovative Data Systems Research (CIDR 2005","author":"Boncz Peter A.","year":"2005","unstructured":"Peter A. Boncz , Marcin Zukowski , and Niels Nes . 2005 . MonetDB\/X100: Hyper- Pipelining Query Execution . In Preceedings of the Second Biennial Conference on Innovative Data Systems Research (CIDR 2005 ). 225-237. http:\/\/www.cidrdb. org\/cidr2005\/papers\/P19.pdf Peter A. Boncz, Marcin Zukowski, and Niels Nes. 2005. MonetDB\/X100: Hyper- Pipelining Query Execution. In Preceedings of the Second Biennial Conference on Innovative Data Systems Research (CIDR 2005). 225-237. http:\/\/www.cidrdb. org\/cidr2005\/papers\/P19.pdf"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822749"},{"key":"e_1_2_1_14_1","first-page":"33","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE","author":"Chen Ke","year":"2012","unstructured":"Ke Chen , Sheng Li , Naveen Muralimanohar , Jung Ho Ahn , Jay B. Brockman , and Norman P. Jouppi . 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In 2012 Design , Automation & Test in Europe Conference & Exhibition (DATE 2012 ). 33 - 38 . Ke Chen, Sheng Li, Naveen Muralimanohar, Jung Ho Ahn, Jay B. Brockman, and Norman P. Jouppi. 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 33-38."},{"key":"e_1_2_1_15_1","volume-title":"Retrieved","author":"Dally Bill","year":"2015","unstructured":"Bill Dally . 2015 . Keynote: Challenges for Future Computing Systems. (2015) . Retrieved April 26, 2017 from https:\/\/www.cs.colostate.edu\/~cs575dl\/Sp2015\/ Lectures\/Dally 2015.pdf. Bill Dally. 2015. Keynote: Challenges for Future Computing Systems. (2015). Retrieved April 26, 2017 from https:\/\/www.cs.colostate.edu\/~cs575dl\/Sp2015\/ Lectures\/Dally2015.pdf."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"e_1_2_1_18_1","volume-title":"Training DNNs with Hybrid Block Floating Point. CoRR abs\/1804.01526","author":"Drumond Mario","year":"2018","unstructured":"Mario Drumond , Tao Lin , Martin Jaggi , and Babak Falsafi . 2018. Training DNNs with Hybrid Block Floating Point. CoRR abs\/1804.01526 ( 2018 ). arXiv:1804.01526 http:\/\/arxiv.org\/abs\/1804.01526 Mario Drumond, Tao Lin, Martin Jaggi, and Babak Falsafi. 2018. Training DNNs with Hybrid Block Floating Point. CoRR abs\/1804.01526 (2018). arXiv:1804.01526 http:\/\/arxiv.org\/abs\/1804.01526"},{"key":"e_1_2_1_19_1","volume-title":"Retrieved","author":"Enterprise Hewlett-Packard","year":"2015","unstructured":"Hewlett-Packard Enterprise . 2015 . The Machine: A new kind of computer. (2015) . Retrieved April 26, 2017 from http:\/\/www.labs.hpe.com\/research\/themachine\/. Hewlett-Packard Enterprise. 2015. The Machine: A new kind of computer. (2015). Retrieved April 26, 2017 from http:\/\/www.labs.hpe.com\/research\/themachine\/."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.9"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_2_1_22_1","volume-title":"Retrieved","author":"Foundation Apache Software","year":"2017","unstructured":"Apache Software Foundation . 2017 . Apache Spark. (2017) . Retrieved April 26, 2017 from http:\/\/spark.apache.org\/. Apache Software Foundation. 2017. Apache Spark. (2017). Retrieved April 26, 2017 from http:\/\/spark.apache.org\/."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1114252.1114260"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3077136.3080789"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000112"},{"key":"e_1_2_1_28_1","volume-title":"Qualcomm Krait 400 hits 2.3 GHz. Microprocessor report 27, 1 (January","author":"Gwennap Linley","year":"2013","unstructured":"Linley Gwennap . 2013. Qualcomm Krait 400 hits 2.3 GHz. Microprocessor report 27, 1 (January 2013 ), 1-6. Linley Gwennap. 2013. Qualcomm Krait 400 hits 2.3 GHz. Microprocessor report 27, 1 (January 2013), 1-6."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_2_1_32_1","volume-title":"Retrieved","author":"IBM.","year":"2017","unstructured":"IBM. 2017 . IBM DB2. (2017) . Retrieved April 26, 2017 from http:\/\/www.ibm. com\/analytics\/us\/en\/technology\/db2\/. IBM. 2017. IBM DB2. (2017). Retrieved April 26, 2017 from http:\/\/www.ibm. com\/analytics\/us\/en\/technology\/db2\/."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_2_1_34_1","first-page":"229","volume-title":"Retrieved","author":"JEDEC.","year":"2013","unstructured":"JEDEC. 2013 . Wide I\/O 2 Standard. (2013) . Retrieved April 26, 2017 from http:\/\/www.jedec.org\/standards-documents\/results\/jesd 229 - 222 . JEDEC. 2013. Wide I\/O 2 Standard. (2013). Retrieved April 26, 2017 from http:\/\/www.jedec.org\/standards-documents\/results\/jesd229-2."},{"key":"e_1_2_1_35_1","volume-title":"Retrieved","author":"JEDEC.","year":"2015","unstructured":"JEDEC. 2015 . High Bandwidth Memory (HBM) DRAM. (2015) . Retrieved April 26, 2017 from https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a. JEDEC. 2015. High Bandwidth Memory (HBM) DRAM. (2015). Retrieved April 26, 2017 from https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/846215.846721"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.14778\/1687553.1687564"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"e_1_2_1_40_1","unstructured":"Urs K\u00f6ster Tristan Webb Xin Wang Marcel Nassar Arjun K. Bansal William Constable Oguz Elibol Stewart Hall Luke Hornof Amir Khosrowshahi Carey Kloss Ruby J. Pai and Naveen Rao. 2017. Flexpoint: An Adaptive Numerical Format for Efficient Training of Deep Neural Networks. In Advances in Neural Information Processing Systems 30: Annual Conference on Neural Information Processing Systems 2017 4-9 December 2017 Long Beach CA USA. 1740-1750  Urs K\u00f6ster Tristan Webb Xin Wang Marcel Nassar Arjun K. Bansal William Constable Oguz Elibol Stewart Hall Luke Hornof Amir Khosrowshahi Carey Kloss Ruby J. Pai and Naveen Rao. 2017. Flexpoint: An Adaptive Numerical Format for Efficient Training of Deep Neural Networks. In Advances in Neural Information Processing Systems 30: Annual Conference on Neural Information Processing Systems 2017 4-9 December 2017 Long Beach CA USA. 1740-1750"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.14778\/2367502.2367518"},{"key":"e_1_2_1_42_1","first-page":"694","volume-title":"Proceedings of the 2011 International Conference on Computer-Aided Design (ICCAD","author":"Li Sheng","year":"2011","unstructured":"Sheng Li , Ke Chen , Jung Ho Ahn , Jay B. Brockman , and Norman P. Jouppi . 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques . In Proceedings of the 2011 International Conference on Computer-Aided Design (ICCAD 2011 ). 694 - 701 . Sheng Li, Ke Chen, Jung Ho Ahn, Jay B. Brockman, and Norman P. Jouppi. 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques. In Proceedings of the 2011 International Conference on Computer-Aided Design (ICCAD 2011). 694-701."},{"key":"e_1_2_1_43_1","unstructured":"Yousustain. Sustainability calculator. http:\/\/www.yousustain.com\/footprint  Yousustain. Sustainability calculator. http:\/\/www.yousustain.com\/footprint"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2002.1019210"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279052"},{"key":"e_1_2_1_46_1","volume-title":"Retrieved","author":"MEMSQL.","year":"2017","unstructured":"MEMSQL. 2017 . MEMSQL: The Fastest In-Memory Database. (2017) . Retrieved April 26, 2017 from http:\/\/www.memsql.com\/. MEMSQL. 2017. MEMSQL: The Fastest In-Memory Database. (2017). Retrieved April 26, 2017 from http:\/\/www.memsql.com\/."},{"volume-title":"Retrieved","year":"2014","key":"e_1_2_1_47_1","unstructured":"Micron. 2014 . Hybrid Memory Cube Second Generation. (2014) . Retrieved April 26, 2017 from http:\/\/investors.micron.com\/releasedetail.cfm?ReleaseID=828028. {48} Micron. 2017. DDR3 SDRAM System-Power Calculator. (2017). Retrieved April 26, 2017 from https:\/\/www.micron.com\/support\/tools-and-utilities\/power-calc. Micron. 2014. Hybrid Memory Cube Second Generation. (2014). Retrieved April 26, 2017 from http:\/\/investors.micron.com\/releasedetail.cfm?ReleaseID=828028. {48} Micron. 2017. DDR3 SDRAM System-Power Calculator. (2017). Retrieved April 26, 2017 from https:\/\/www.micron.com\/support\/tools-and-utilities\/power-calc."},{"volume-title":"Retrieved","year":"2017","key":"e_1_2_1_48_1","unstructured":"Micron. 2017 . DDR3 SDRAM System-Power Calculator. (2017) . Retrieved April 26, 2017 from https:\/\/www.micron.com\/support\/tools-and-utilities\/power-calc. Micron. 2017. DDR3 SDRAM System-Power Calculator. (2017). Retrieved April 26, 2017 from https:\/\/www.micron.com\/support\/tools-and-utilities\/power-calc."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the 5th Workshop on Architectures and Systems for Big Data (ASBD 2015","author":"Mirzadeh Nooshin","year":"2015","unstructured":"Nooshin Mirzadeh , Yusuf Onur Kocberber , Babak Falsafi , and Boris Grot . 2015 . Sort vs. hash join revisited for near-memory execution . In Proceedings of the 5th Workshop on Architectures and Systems for Big Data (ASBD 2015 ). http: \/\/acs.ict.ac.cn\/asbd2015\/papers\/ASBD_2015_submission_3.pdf Nooshin Mirzadeh, Yusuf Onur Kocberber, Babak Falsafi, and Boris Grot. 2015. Sort vs. hash join revisited for near-memory execution. In Proceedings of the 5th Workshop on Architectures and Systems for Big Data (ASBD 2015). http: \/\/acs.ict.ac.cn\/asbd2015\/papers\/ASBD_2015_submission_3.pdf"},{"key":"e_1_2_1_50_1","volume-title":"Retrieved","author":"Networks Cavium","year":"2014","unstructured":"Cavium Networks . 2014 . Cavium Announces Availability of ThunderX: Industry's First 48 Core Family of ARMv8 Workload Optimized Processors for Next Generation Data Center & Cloud Infrastructure. (2014) . Retrieved April 26, 2017 from http:\/\/www.cavium.com\/ newsevents-Cavium-Announces-Availability-of-ThunderX.html. Cavium Networks. 2014. Cavium Announces Availability of ThunderX: Industry's First 48 Core Family of ARMv8 Workload Optimized Processors for Next Generation Data Center & Cloud Infrastructure. (2014). Retrieved April 26, 2017 from http:\/\/www.cavium.com\/ newsevents-Cavium-Announces-Availability-of-ThunderX.html."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749436"},{"key":"e_1_2_1_52_1","first-page":"385","volume-title":"Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI","author":"Nishtala Rajesh","year":"2013","unstructured":"Rajesh Nishtala , Hans Fugal , Steven Grimm , Marc Kwiatkowski , Herman Lee , Harry C. Li , Ryan McElroy , Mike Paleczny , Daniel Peek , Paul Saab , David Stafford , Tony Tung , and Venkateshwaran Venkataramani . 2013 . Scaling Memcache at Facebook . In Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI 2013). USENIX, 385 - 398 . https: \/\/www.usenix.org\/conference\/nsdi13\/technical-sessions\/presentation\/nishtala Rajesh Nishtala, Hans Fugal, Steven Grimm, Marc Kwiatkowski, Herman Lee, Harry C. Li, Ryan McElroy, Mike Paleczny, Daniel Peek, Paul Saab, David Stafford, Tony Tung, and Venkateshwaran Venkataramani. 2013. Scaling Memcache at Facebook. In Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI 2013). USENIX, 385-398. https: \/\/www.usenix.org\/conference\/nsdi13\/technical-sessions\/presentation\/nishtala"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1965724.1965751"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_2_1_58_1","first-page":"303","volume-title":"Near-Memory Address Translation. In 26th International Conference on Parallel Architectures and Compilation Techniques, PACT 2017","author":"Picorel Javier","year":"2017","unstructured":"Javier Picorel , Djordje Jevdjic , and Babak Falsafi . 2017 . Near-Memory Address Translation. In 26th International Conference on Parallel Architectures and Compilation Techniques, PACT 2017 , Portland, OR, USA , September 9-13, 2017. 303 - 317 . Javier Picorel, Djordje Jevdjic, and Babak Falsafi. 2017. Near-Memory Address Translation. In 26th International Conference on Parallel Architectures and Compilation Techniques, PACT 2017, Portland, OR, USA, September 9-13, 2017. 303-317."},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/582095.582099"},{"key":"e_1_2_1_64_1","volume-title":"Proceedings of the 2005 conference of the Centre for Advanced Studies on Collaborative Research. 254-267","author":"Shao Minglong","year":"2005","unstructured":"Minglong Shao , Anastassia Ailamaki , and Babak Falsafi . 2005 . DBmbench: fast and accurate database workload representation on modern microarchitecture . In Proceedings of the 2005 conference of the Centre for Advanced Studies on Collaborative Research. 254-267 . Minglong Shao, Anastassia Ailamaki, and Babak Falsafi. 2005. DBmbench: fast and accurate database workload representation on modern microarchitecture. In Proceedings of the 2005 conference of the Centre for Advanced Studies on Collaborative Research. 254-267."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2553081"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2963098"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478828"},{"key":"e_1_2_1_68_1","first-page":"21","article-title":"The VoltDB Main Memory DBMS","volume":"36","author":"Stonebraker Michael","year":"2013","unstructured":"Michael Stonebraker and Ariel Weisberg . 2013 . The VoltDB Main Memory DBMS . IEEE Data Eng. Bull. 36 , 2 (2013), 21 - 27 . http:\/\/sites.computer.org\/ debull\/A13june\/VoltDB1.pdf Michael Stonebraker and Ariel Weisberg. 2013. The VoltDB Main Memory DBMS. IEEE Data Eng. Bull. 36, 2 (2013), 21-27. http:\/\/sites.computer.org\/ debull\/A13june\/VoltDB1.pdf","journal-title":"IEEE Data Eng. Bull."},{"volume-title":"Retrieved","year":"2017","key":"e_1_2_1_69_1","unstructured":"Tezzaron. 2017 . DiRAM4 3D Memory. (2017) . Retrieved April 26, 2017 from http:\/\/www.tezzaron.com\/products\/diram4-3d-memory\/. Tezzaron. 2017. DiRAM4 3D Memory. (2017). Retrieved April 26, 2017 from http:\/\/www.tezzaron.com\/products\/diram4-3d-memory\/."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.32"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.44"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636095"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485944"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541961"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2012.148"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273982.3273992","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3273982.3273992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:44:44Z","timestamp":1750207484000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273982.3273992"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,28]]},"references-count":77,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,8,28]]}},"alternative-id":["10.1145\/3273982.3273992"],"URL":"https:\/\/doi.org\/10.1145\/3273982.3273992","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2018,8,28]]},"assertion":[{"value":"2018-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}