{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:18Z","timestamp":1750221138881,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100011002","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674094, 61720106013, 61874066"],"award-info":[{"award-number":["61674094, 61720106013, 61874066"]}],"id":[{"id":"10.13039\/501100011002","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Innovation Center for Future Chip"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287635","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"146-151","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["AERIS"],"prefix":"10.1145","author":[{"given":"Jinshan","family":"Yue","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Su","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuangchen","family":"Li","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhe","family":"Yuan","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhibo","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_4_1","volume-title":"Deep Residual Learning for Image Recognition. In IEEE Conference on Computer Vision and Pattern Recognition. 770--778","author":"He Kaiming","year":"2016","unstructured":"Kaiming He , Xiangyu Zhang , Shaoqing Ren , 2016 . Deep Residual Learning for Image Recognition. In IEEE Conference on Computer Vision and Pattern Recognition. 770--778 . Kaiming He, Xiangyu Zhang, Shaoqing Ren, et al. 2016. Deep Residual Learning for Image Recognition. In IEEE Conference on Computer Vision and Pattern Recognition. 770--778."},{"key":"e_1_3_2_1_5_1","unstructured":"Itay Hubara Matthieu Courbariaux Daniel Soudry etal 2016. Binarized neural networks. In Advances in neural information processing systems. 4107--4115.   Itay Hubara Matthieu Courbariaux Daniel Soudry et al. 2016. Binarized neural networks. In Advances in neural information processing systems. 4107--4115."},{"key":"e_1_3_2_1_6_1","unstructured":"Alex Krizhevsky. 2009. Learning Multiple Layers of Features from Tiny Images. (2009).  Alex Krizhevsky. 2009. Learning Multiple Layers of Features from Tiny Images. (2009)."},{"key":"e_1_3_2_1_7_1","volume-title":"International Conference on Neural Information Processing Systems","volume":"25","author":"Krizhevsky Alex","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E. Hinton . 2012. ImageNet classification with deep convolutional neural networks . In International Conference on Neural Information Processing Systems , Vol. 25 . Curran Associates Inc, 1097--1105. Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet classification with deep convolutional neural networks. In International Conference on Neural Information Processing Systems, Vol. 25. Curran Associates Inc, 1097--1105."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Lukas Kull Thomas Toifl Martin Schmatz etal 2013. A 3.1 mW 8b 1.2 GS\/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS. IEEE Journal of Solid-State Circuits (2013).  Lukas Kull Thomas Toifl Martin Schmatz et al. 2013. A 3.1 mW 8b 1.2 GS\/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS. IEEE Journal of Solid-State Circuits (2013).","DOI":"10.1109\/ISSCC.2013.6487818"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"Improved Conductance Linearity and Conductance Ratio of 1T2R Synapse Device for Neuromorphic Systems","volume":"99","author":"Moon Kibong","year":"2017","unstructured":"Kibong Moon , Myounghoon Kwak , Jaesung Park , 2017 . Improved Conductance Linearity and Conductance Ratio of 1T2R Synapse Device for Neuromorphic Systems . IEEE Electron Device Letters PP , 99 (2017), 1 -- 1 . Kibong Moon, Myounghoon Kwak, Jaesung Park, et al. 2017. Improved Conductance Linearity and Conductance Ratio of 1T2R Synapse Device for Neuromorphic Systems. IEEE Electron Device Letters PP, 99 (2017), 1--1.","journal-title":"IEEE Electron Device Letters PP"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Mohammad Rastegari Vicente Ordonez Joseph Redmon etal 2016. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. 525--542.  Mohammad Rastegari Vicente Ordonez Joseph Redmon et al. 2016. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. 525--542.","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Mehdi Saberi Reza Lotfi Khalil Mafinezhad etal 2011. Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs. IEEE Transactions on Circuits and Systems I Regular Papers (2011).  Mehdi Saberi Reza Lotfi Khalil Mafinezhad et al. 2011. Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs. IEEE Transactions on Circuits and Systems I Regular Papers (2011).","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"issue":"6","key":"e_1_3_2_1_13_1","first-page":"1","article-title":"High-K metal gate contact RRAM (CRRAM) in pure 28nm CMOS logic process. In 2012 International Electron Devices Meeting","volume":"31","author":"Shen Wen Chao","year":"2012","unstructured":"Wen Chao Shen , Chin Yu Mei , Y. D Chih , 2012 . High-K metal gate contact RRAM (CRRAM) in pure 28nm CMOS logic process. In 2012 International Electron Devices Meeting . IEEE , 31 . 6 . 1 -- 31 .6.4. Wen Chao Shen, Chin Yu Mei, Y. D Chih, et al. 2012. High-K metal gate contact RRAM (CRRAM) in pure 28nm CMOS logic process. In 2012 International Electron Devices Meeting. IEEE, 31.6.1--31.6.4.","journal-title":"IEEE"},{"key":"e_1_3_2_1_14_1","unstructured":"K. Simonyan and A. Zisserman. 2014. Very Deep Convolutional Networks for Large-Scale Image Recognition. Computer Science (2014).  K. Simonyan and A. Zisserman. 2014. Very Deep Convolutional Networks for Large-Scale Image Recognition. Computer Science (2014)."},{"key":"e_1_3_2_1_15_1","volume-title":"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 541--552","author":"Song Linghao","year":"2017","unstructured":"Linghao Song , Xuehai Qian , Hai Li , 2017 . PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 541--552 . Linghao Song, Xuehai Qian, Hai Li, et al. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 541--552."},{"key":"e_1_3_2_1_16_1","volume-title":"2017 Symposium on VLSI Circuits. C260--C261","author":"Su Fang","year":"2017","unstructured":"Fang Su , Wei Hao Chen , Lixue Xia , 2017 . A 462GOPs\/J RRAM-Based Nonvolatile Intelligent Processor for Energy Harvesting IoE System Featuring Nonvolatile Logics and Processing-In-Memory . In 2017 Symposium on VLSI Circuits. C260--C261 . Fang Su, Wei Hao Chen, Lixue Xia, et al. 2017. A 462GOPs\/J RRAM-Based Nonvolatile Intelligent Processor for Energy Harvesting IoE System Featuring Nonvolatile Logics and Processing-In-Memory. In 2017 Symposium on VLSI Circuits. C260--C261."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252399"},{"key":"e_1_3_2_1_18_1","volume-title":"Metal-Oxide RRAM. Proc. IEEE (2012)","author":"Philip Wong H. S.","year":"2012","unstructured":"H. S. Philip Wong , Heng Yuan Lee , Shimeng Yu , 2012 . Metal-Oxide RRAM. Proc. IEEE (2012) , 1951--1970. H. S. Philip Wong, Heng Yuan Lee, Shimeng Yu, et al. 2012. Metal-Oxide RRAM. Proc. IEEE (2012), 1951--1970."},{"key":"e_1_3_2_1_19_1","volume-title":"International Electron Devices Meeting. 16","author":"Yu Shimeng","year":"2017","unstructured":"Shimeng Yu , Zhiwei Li , Pai Yu Chen , 2017 . Binary neural network with 16 Mb RRAM macro chip for classification and online training . In International Electron Devices Meeting. 16 .2.1--16.2.4. Shimeng Yu, Zhiwei Li, Pai Yu Chen, et al. 2017. Binary neural network with 16 Mb RRAM macro chip for classification and online training. In International Electron Devices Meeting. 16.2.1--16.2.4."},{"key":"e_1_3_2_1_20_1","first-page":"1815","article-title":"Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM","volume":"22","author":"Zangeneh Mahmoud","year":"2014","unstructured":"Mahmoud Zangeneh and Ajay Joshi . 2014 . Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM . IEEE TVLSI 22 , 8 (2014), 1815 -- 1828 . Mahmoud Zangeneh and Ajay Joshi. 2014. Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM. IEEE TVLSI 22, 8 (2014), 1815--1828.","journal-title":"IEEE TVLSI"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287635","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287635"}},"subtitle":["area\/energy-efficient 1T2R ReRAM based processing-in-memory neural network system-on-a-chip"],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":20,"alternative-id":["10.1145\/3287624.3287635","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287635","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}