{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:18Z","timestamp":1750221138632,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287639","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"400-405","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Boosting chipkill capability under retention-error induced reliability emergency"],"prefix":"10.1145","author":[{"given":"Xianwei","family":"Zhang","sequence":"first","affiliation":[{"name":"University Pittsburgh"}]},{"given":"Rujia","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD OPTERON 4000 SERIES EMBEDDED PLATFORM: Delivering Performance and Scalability at the Right Power with Overall Customer Value. Product brief.  AMD OPTERON 4000 SERIES EMBEDDED PLATFORM: Delivering Performance and Scalability at the Right Power with Overall Customer Value. Product brief."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD \"BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors \" Technical report AMD Inc. 2009.  AMD \"BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors \" Technical report AMD Inc. 2009."},{"key":"e_1_3_2_1_3_1","unstructured":"Samsung 950 Pro SSD www.samsung.com.  Samsung 950 Pro SSD www.samsung.com."},{"key":"e_1_3_2_1_4_1","volume-title":"Unprotected Computing: A Large-scale Study Of DRAM Raw Error Rate On A Supercomputer,\" SC","author":"Bautista-Gomez L.","year":"2016","unstructured":"L. Bautista-Gomez , F. Zyulkyarov , , \" Unprotected Computing: A Large-scale Study Of DRAM Raw Error Rate On A Supercomputer,\" SC , 2016 . L. Bautista-Gomez, F. Zyulkyarov, et al, \"Unprotected Computing: A Large-scale Study Of DRAM Raw Error Rate On A Supercomputer,\" SC, 2016."},{"key":"e_1_3_2_1_5_1","volume-title":"Reviewing the Evolution of the nand Flash Technology,\" Proc","author":"Compagnoni C. M.","year":"2017","unstructured":"C. M. Compagnoni , A. Goda , , \" Reviewing the Evolution of the nand Flash Technology,\" Proc . of The IEEE , 2017 . C. M. Compagnoni, A. Goda, et al, \"Reviewing the Evolution of the nand Flash Technology,\" Proc. of The IEEE, 2017."},{"key":"e_1_3_2_1_6_1","unstructured":"HP \"How Memory RAS Technologies can Enhance the Uptime of HP ProLiant Servers \" 2013.  HP \"How Memory RAS Technologies can Enhance the Uptime of HP ProLiant Servers \" 2013."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_3_2_1_8_1","volume-title":"Safe, And Flexible Codes For Reliable Computer Memory,\" HPCA","author":"Kim J.","year":"2015","unstructured":"J. Kim , M. Sullivan , , \" Bamboo ECC: Strong , Safe, And Flexible Codes For Reliable Computer Memory,\" HPCA , 2015 . J. Kim, M. Sullivan, et al, \"Bamboo ECC: Strong, Safe, And Flexible Codes For Reliable Computer Memory,\" HPCA, 2015."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_10_1","unstructured":"R S. Lim \"A Decoding Procedure for the Reed-Solomon Codes\" 1978.  R S. Lim \"A Decoding Procedure for the Reed-Solomon Codes\" 1978."},{"key":"e_1_3_2_1_11_1","volume-title":"RAIDR: Retention-aware Intelligent DRAM Refresh,\" ISCA","author":"Liu J.","year":"2012","unstructured":"J. Liu , , \" RAIDR: Retention-aware Intelligent DRAM Refresh,\" ISCA , 2012 . J. Liu, et al, \"RAIDR: Retention-aware Intelligent DRAM Refresh,\" ISCA, 2012."},{"key":"e_1_3_2_1_12_1","volume-title":"et al, \"Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling,\" DATE","author":"Zhang X.","year":"2015","unstructured":"X. Zhang and Y. Zhang , et al, \"Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling,\" DATE , 2015 . X. Zhang and Y. Zhang, et al, \"Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling,\" DATE, 2015."},{"key":"e_1_3_2_1_13_1","volume-title":"Design Methodology for a One-Shot Reed-Solomon Encoder and Decoder,\" ICCD","author":"Morioka S.","year":"1999","unstructured":"S. Morioka and Y. Katayama , \" Design Methodology for a One-Shot Reed-Solomon Encoder and Decoder,\" ICCD , 1999 . S. Morioka and Y. Katayama, \"Design Methodology for a One-Shot Reed-Solomon Encoder and Decoder,\" ICCD, 1999."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2831234"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_18_1","unstructured":"Samsung \"DDR3 SDRAM memory \" Technical report 2012.  Samsung \"DDR3 SDRAM memory \" Technical report 2012."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"C. Slayman \"Soft Error Trends and Mitigation Techniques in Memory Devices \" RAMS 2011.  C. Slayman \"Soft Error Trends and Mitigation Techniques in Memory Devices \" RAMS 2011.","DOI":"10.1109\/RAMS.2011.5754515"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_21_1","volume-title":"A Study Of DRAM Failures In The Field,\" SC","author":"Sridharan V.","year":"2012","unstructured":"V. Sridharan and D. Liberty , \" A Study Of DRAM Failures In The Field,\" SC , 2012 . V. Sridharan and D. Liberty, \"A Study Of DRAM Failures In The Field,\" SC, 2012."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_25_1","volume-title":"et al, \"ReadDuo: Constructing reliable MLC phase change memory through fast and robust readout,\" DSN","author":"Wang R.","year":"2016","unstructured":"R. Wang and Y. Zhang , et al, \"ReadDuo: Constructing reliable MLC phase change memory through fast and robust readout,\" DSN , 2016 . R. Wang and Y. Zhang, et al, \"ReadDuo: Constructing reliable MLC phase change memory through fast and robust readout,\" DSN, 2016."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694352"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"e_1_3_2_1_28_1","volume-title":"et al, \"Restore Truncation for Performance Improvement in Future DRAM Systems,\" HPCA","author":"Zhang X.","year":"2016","unstructured":"X. Zhang and Y. Zhang , et al, \"Restore Truncation for Performance Improvement in Future DRAM Systems,\" HPCA , 2016 . X. Zhang and Y. Zhang, et al, \"Restore Truncation for Performance Improvement in Future DRAM Systems,\" HPCA, 2016."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287639","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287639"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":28,"alternative-id":["10.1145\/3287624.3287639","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287639","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}