{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T02:56:22Z","timestamp":1763348182337,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287644","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"127-132","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["ParaPIM"],"prefix":"10.1145","author":[{"given":"Shaahin","family":"Angizi","sequence":"first","affiliation":[{"name":"University of Central Florida"}]},{"given":"Zhezhi","family":"He","sequence":"additional","affiliation":[{"name":"University of Central Florida"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"University of Central Florida"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2011. NCSU EDA FreePDK45. http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents  2011. NCSU EDA FreePDK45. http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Renzo Andri et al. 2016. YodaNN: An ultra-low power convolutional neural network accelerator based on binary weights. In ISVLSI. IEEE 236--241.  Renzo Andri et al. 2016. YodaNN: An ultra-low power convolutional neural network accelerator based on binary weights. In ISVLSI. IEEE 236--241.","DOI":"10.1109\/ISVLSI.2016.111"},{"volume-title":"Rimpa: A new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device","year":"2017","author":"Shaahin Angizi","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"volume-title":"Proceedings of the 23rd ASP-DAC. IEEE Press, 111--116","author":"Shaahin","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744788"},{"volume-title":"DATE","year":"2012","author":"Ke","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S-W Chung etal 2016. 4Gbit density STT-MRAM using perpendicular MTJ realized with compact cell structure. In IEDM. IEEE.  S-W Chung et al. 2016. 4Gbit density STT-MRAM using perpendicular MTJ realized with compact cell structure. In IEDM. IEEE.","DOI":"10.1109\/IEDM.2016.7838490"},{"volume-title":"Binaryconnect: Training deep neural networks with binary weights during propagations. In Advances in Neural Information Processing Systems. 3123--3131.","year":"2015","author":"Matthieu Courbariaux","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Xiangyu Dong et al. 2014. NVSim: A circuit-level performance energy and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer 15--50.  Xiangyu Dong et al. 2014. NVSim: A circuit-level performance energy and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer 15--50.","DOI":"10.1007\/978-1-4419-9551-3_2"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Xuanyao Fong et al. 2016. Spin-transfer torque devices for logic and memory: Prospects and perspectives. IEEE TCAD 35 (2016).  Xuanyao Fong et al. 2016. Spin-transfer torque devices for logic and memory: Prospects and perspectives. IEEE TCAD 35 (2016).","DOI":"10.1109\/TCAD.2015.2481793"},{"volume-title":"Trained Quantization and Huffman Coding. In ICLR'16","author":"Song","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"volume-title":"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In Micro. ACM, 288--301.","year":"2017","author":"Shuangchen Li","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_18_1","unstructured":"Naveen Muralimanohar et al. 2009. CACTI 6.0: A tool to model large caches. HP Laboratories (2009) 22--31.  Naveen Muralimanohar et al. 2009. CACTI 6.0: A tool to model large caches. HP Laboratories (2009) 22--31."},{"volume":"2011","volume-title":"NIPS workshop","author":"Yuval","key":"e_1_3_2_1_19_1"},{"volume-title":"Xnor-net: Imagenet classification using binary convolutional neural networks. In European Conference on Computer Vision","year":"2016","author":"Mohammad Rastegari","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_22_1","unstructured":"Synopsys Design Compiler. Product Version 14.9.2014. Synopsys Inc. {n. d.}. ({n. d.}).  Synopsys Design Compiler. Product Version 14.9.2014. Synopsys Inc. {n. d.}. ({n. d.})."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Tianqi Tang et al. 2017. Binary convolutional neural network on RRAM. In 22nd ASP-DAC. IEEE 782--787.  Tianqi Tang et al. 2017. Binary convolutional neural network on RRAM. In 22nd ASP-DAC. IEEE 782--787.","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"e_1_3_2_1_24_1","unstructured":"Shuchang Zhou et al. 2016. DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv preprint.1606.06160 (2016).  Shuchang Zhou et al. 2016. DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv preprint.1606.06160 (2016)."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287644","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287644"}},"subtitle":["a parallel processing-in-memory accelerator for binary-weight deep neural networks"],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":24,"alternative-id":["10.1145\/3287624.3287644","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287644","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}