{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T15:49:39Z","timestamp":1757778579753,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287646","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"140-145","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["CuckooPIM"],"prefix":"10.1145","author":[{"given":"Sheng","family":"Xu","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences and University of Chinese Academy of Sciences"}]},{"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences and University of Chinese Academy of Sciences"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/773453.808204"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD \"AMD64 Technology \" Available at: http:\/\/www.amd.com\/usen\/assets\/content_type\/white_papers_and_tech_docs\/24593.pdf  AMD \"AMD64 Technology \" Available at: http:\/\/www.amd.com\/usen\/assets\/content_type\/white_papers_and_tech_docs\/24593.pdf"},{"key":"e_1_3_2_1_3_1","volume-title":"LazyPIM: An efficient cache coherence mechanism for processing-in-memory.\" IEEE Computer Architecture Letters","author":"Boroumand Amirali","year":"2017","unstructured":"Boroumand , Amirali , et al. \" LazyPIM: An efficient cache coherence mechanism for processing-in-memory.\" IEEE Computer Architecture Letters ( 2017 ). Boroumand, Amirali, et al. \"LazyPIM: An efficient cache coherence mechanism for processing-in-memory.\" IEEE Computer Architecture Letters (2017)."},{"key":"e_1_3_2_1_4_1","volume-title":"NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.\" High Performance Computer Architecture (HPCA)","author":"Farmahini-Farahani Amin","year":"2015","unstructured":"Farmahini-Farahani , Amin , et al. \" NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.\" High Performance Computer Architecture (HPCA) , 2015 . Farmahini-Farahani, Amin, et al. \"NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.\" High Performance Computer Architecture (HPCA), 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_6_1","volume-title":"Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation.\" Computer Design (ICCD)","author":"Hsieh Kevin","year":"2016","unstructured":"Hsieh , Kevin , et al. \" Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation.\" Computer Design (ICCD) , 2016 . Hsieh, Kevin, et al. \"Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation.\" Computer Design (ICCD), 2016."},{"key":"e_1_3_2_1_7_1","volume-title":"PIMCH: cooperative memory prefetching in processing-in-memory architecture.\" Proceedings of the 23rd Asia and South Pacific Design Automation Conference","author":"Xu Sheng","year":"2018","unstructured":"Xu , Sheng , et al. \" PIMCH: cooperative memory prefetching in processing-in-memory architecture.\" Proceedings of the 23rd Asia and South Pacific Design Automation Conference . IEEE Press , 2018 . Xu, Sheng, et al. \"PIMCH: cooperative memory prefetching in processing-in-memory architecture.\" Proceedings of the 23rd Asia and South Pacific Design Automation Conference. IEEE Press, 2018."},{"key":"e_1_3_2_1_8_1","volume-title":"Digest of Technical Papers. 43rd ISSCC., 1997","author":"Patterson David","year":"1997","unstructured":"Patterson , David , et al. \"Intelligent RAM (IRAM) : Chips that remember and compute.\" Solid-State Circuits Conference, 1997 . Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International. IEEE , 1997 . Patterson, David, et al. \"Intelligent RAM (IRAM): Chips that remember and compute.\" Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International. IEEE, 1997."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_10_1","volume-title":"Hot Chips 23 Symposium (HCS), 2011","author":"Pawlowski J. Thomas.","year":"2011","unstructured":"Pawlowski , J. Thomas. \"Hybrid memory cube (HMC).\" Hot Chips 23 Symposium (HCS), 2011 IEEE. IEEE, 2011 . Pawlowski, J. Thomas. \"Hybrid memory cube (HMC).\" Hot Chips 23 Symposium (HCS), 2011 IEEE. IEEE, 2011."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_13_1","unstructured":"PIMSim \"PIMSim \" Available HTTP: https:\/\/github.com\/vineodd\/PIMSim.  PIMSim \"PIMSim \" Available HTTP: https:\/\/github.com\/vineodd\/PIMSim."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_15_1","volume-title":"2016 IEEE International. IEEE","author":"Leidel John D","year":"2016","unstructured":"Leidel , John D . , and Yong Chen . \"Hmc-sim-2.0 : A simulation platform for exploring custom memory cube operations.\" Parallel and Distributed Processing Symposium Workshops , 2016 IEEE International. IEEE , 2016 . Leidel, John D., and Yong Chen. \"Hmc-sim-2.0: A simulation platform for exploring custom memory cube operations.\" Parallel and Distributed Processing Symposium Workshops, 2016 IEEE International. IEEE, 2016."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_17_1","unstructured":"Laboratory for Web Algorithmics. Available: http:\/\/law.di.unimi.it\/datasets.php.  Laboratory for Web Algorithmics. Available: http:\/\/law.di.unimi.it\/datasets.php."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_19_1","volume-title":"A system profiler for linux","author":"Levon John","year":"2004","unstructured":"Levon , John , and Philippe Elie . \" Oprofile : A system profiler for linux .\" ( 2004 ). Levon, John, and Philippe Elie. \"Oprofile: A system profiler for linux.\" (2004)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287646","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287646"}},"subtitle":["an efficient and less-blocking coherence mechanism for processing-in-memory systems"],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":20,"alternative-id":["10.1145\/3287624.3287646","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287646","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}