{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:18Z","timestamp":1750221138927,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287647","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"376-381","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Redeeming chip-level power efficiency by collaborative management of the computation and communication"],"prefix":"10.1145","author":[{"given":"Ning","family":"Lin","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences and University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hang","family":"Lu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences and University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Wei","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences and University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences and University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2540631"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Wang X.","year":"2014","unstructured":"X. Wang , B. Zhao , T. Mak , M. Yang , Y. Jiang , M. Daneshtalab , power allocation for many-core systems inspired from multiagent auction model,\" in 2014 Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2014 , pp. 1 -- 4 . X. Wang, B. Zhao, T. Mak, M. Yang, Y. Jiang, M. Daneshtalab, et al., \"Adaptive power allocation for many-core systems inspired from multiagent auction model,\" in 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1--4."},{"key":"e_1_3_2_1_3_1","first-page":"1221","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Iqtedar S.","year":"2015","unstructured":"S. Iqtedar , O. Hasan , M. Shafique , and J. Henkel , \" Formal probabilistic analysis of distributed dynamic thermal management,\" in 2015 Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2015 , pp. 1221 -- 1224 . S. Iqtedar, O. Hasan, M. Shafique, and J. Henkel, \"Formal probabilistic analysis of distributed dynamic thermal management,\" in 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, pp. 1221--1224."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"e_1_3_2_1_5_1","first-page":"142","volume-title":"2015 20th Asia and South Pacific","author":"Lu H.","year":"2015","unstructured":"H. Lu , G. Yan , Y. Han , Y. Wang , and X. Li , \" ShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptation,\" in Design Automation Conference (ASP-DAC) , 2015 20th Asia and South Pacific , 2015 , pp. 142 -- 147 . H. Lu, G. Yan, Y. Han, Y. Wang, and X. Li, \"ShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptation,\" in Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific, 2015, pp. 142--147."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898090"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967009"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593165"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080249"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370828"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000111"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"2010 IEEE Asian","author":"Howard J.","year":"2010","unstructured":"J. Howard , \" A 48-core IA-32 processor with on-die message-passing and DVFS in 45nm CMOS,\" in Solid State Circuits Conference (A-SSCC) , 2010 IEEE Asian , 2010 , pp. 1 -- 4 . J. Howard, \"A 48-core IA-32 processor with on-die message-passing and DVFS in 45nm CMOS,\" in Solid State Circuits Conference (A-SSCC), 2010 IEEE Asian, 2010, pp. 1--4."},{"key":"e_1_3_2_1_14_1","first-page":"88","volume-title":"ISSCC 2008","author":"Bell S.","year":"2008","unstructured":"S. Bell , B. Edwards , J. Amann , R. Conlin , K. Joyce , V. Leung , : A 64-Core SoC with Mesh Interconnect,\" in Solid-State Circuits Conference, 2008 . ISSCC 2008 . Digest of Technical Papers. IEEE International , 2008 , pp. 88 -- 598 . S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, et al., \"TILE64 - Processor: A 64-Core SoC with Mesh Interconnect,\" in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, 2008, pp. 88--598."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"2010 IEEE 16th International Symposium on","author":"Miller J. E.","year":"2010","unstructured":"J. E. Miller , H. Kasture , G. Kurian , C. Gruenwald , N. Beckmann , C. Celio , : A distributed parallel simulator for multicores,\" in High Performance Computer Architecture (HPCA) , 2010 IEEE 16th International Symposium on , 2010 , pp. 1 -- 12 . J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, et al., \"Graphite: A distributed parallel simulator for multicores,\" in High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, 2010, pp. 1--12."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287647","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287647"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":17,"alternative-id":["10.1145\/3287624.3287647","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287647","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}