{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T22:13:01Z","timestamp":1766441581937,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287651","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"609-614","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["A heuristic for multi objective software application mappings on heterogeneous MPSoCs"],"prefix":"10.1145","author":[{"given":"Gereon","family":"Onnebrink","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"Ahmed","family":"Hallawa","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"Gerd","family":"Ascheid","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}]},{"given":"Awaid-Ud-Din","family":"Shaheen","sequence":"additional","affiliation":[{"name":"Silexica GmbH, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ODROID-XU3. {Online} http:\/\/odroid.com\/dokuwiki\/doku.php?id=en:odroid-xu3 (accessed 02\/2018).  ODROID-XU3. {Online} http:\/\/odroid.com\/dokuwiki\/doku.php?id=en:odroid-xu3 (accessed 02\/2018)."},{"key":"e_1_3_2_1_2_1","unstructured":"Silexica GmbH. {Online} http:\/\/silexica.com (accessed 02\/2018).  Silexica GmbH. {Online} http:\/\/silexica.com (accessed 02\/2018)."},{"key":"e_1_3_2_1_3_1","unstructured":"SystemC. {Online} http:\/\/www.accellera.org\/downloads\/standards\/systemc (accessed 02\/2018).  SystemC. {Online} http:\/\/www.accellera.org\/downloads\/standards\/systemc (accessed 02\/2018)."},{"key":"e_1_3_2_1_4_1","unstructured":"Texas Instruments Literature: SPRS866: 66AK2H12\/06 Multicore DSP+ARM Key-Stone II System-on-Chip (SoC). {Online} http:\/\/www.ti.com\/product\/66AK2H12 (accessed 02\/2018).  Texas Instruments Literature: SPRS866: 66AK2H12\/06 Multicore DSP+ARM Key-Stone II System-on-Chip (SoC). {Online} http:\/\/www.ti.com\/product\/66AK2H12 (accessed 02\/2018)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDERC.2014.6924353"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.35"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1162\/EVCO_a_00135"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2173941"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_2_1_10_1","volume-title":"SAMOS","author":"Eusse J. F.","year":"2014","unstructured":"J. F. Eusse , C. Williams , L. G. Murillo , R. Leupers , and G. Ascheid . Pre-architectural Performance Estimation for ASIP Design Based on Abstract Processor Models . In SAMOS , 2014 . J. F. Eusse, C. Williams, L. G. Murillo, R. Leupers, and G. Ascheid. Pre-architectural Performance Estimation for ASIP Design Based on Abstract Processor Models. In SAMOS, 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.48"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of Information Processing","author":"Kahn G.","year":"1974","unstructured":"G. Kahn . The semantics of a simple language for parallel programming . In Proceedings of Information Processing , Stockholm, Sweden , Aug 1974 . G. Kahn. The semantics of a simple language for parallel programming. In Proceedings of Information Processing, Stockholm, Sweden, Aug 1974."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2012.6507026"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2421911"},{"key":"e_1_3_2_1_16_1","volume-title":"SAMOS","author":"Onnebrink G.","year":"2017","unstructured":"G. Onnebrink , F. Walbroel , J. Klimt , R. Leupers , G. Ascheid , L. G. Murillo , S. Sch\u00fcrmans , X. Chen , and Y. Harn . DVFS-enabled power-performance tradeoff in MPSoC SW application mapping . In SAMOS , July 2017 . G. Onnebrink, F. Walbroel, J. Klimt, R. Leupers, G. Ascheid, L. G. Murillo, S. Sch\u00fcrmans, X. Chen, and Y. Harn. DVFS-enabled power-performance tradeoff in MPSoC SW application mapping. In SAMOS, July 2017."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2062192"},{"key":"e_1_3_2_1_18_1","volume-title":"Automatic calibration of streaming applications for software mapping exploration","author":"Sheng W.","year":"2013","unstructured":"W. Sheng , S. Sch\u00fcrmans , M. Odendahl , R. Leupers , and G. Ascheid . Automatic calibration of streaming applications for software mapping exploration . IEEE Design Test , 2013 . W. Sheng, S. Sch\u00fcrmans, M. Odendahl, R. Leupers, and G. Ascheid. Automatic calibration of streaming applications for software mapping exploration. IEEE Design Test, 2013."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189203"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.968962"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2007.53"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","first-page":"862","DOI":"10.1007\/978-3-540-70928-2_64","volume-title":"Evolutionary multi-criterion optimization","author":"Zitzler E.","year":"2007","unstructured":"E. Zitzler , D. Brockhoff , and L. Thiele . The hypervolume indicator revisited: On the design of pareto-compliant indicators via weighted integration . In Evolutionary multi-criterion optimization , pages 862 -- 876 . Springer , 2007 . E. Zitzler, D. Brockhoff, and L. Thiele. The hypervolume indicator revisited: On the design of pareto-compliant indicators via weighted integration. In Evolutionary multi-criterion optimization, pages 862--876. Springer, 2007."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287651","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287651"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":22,"alternative-id":["10.1145\/3287624.3287651","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287651","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}