{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:19Z","timestamp":1750221139183,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287657","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"268-273","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["S\n            <sup>2<\/sup>\n            -PM"],"prefix":"10.1145","author":[{"given":"Mohamed Baker","family":"Alawieh","sequence":"first","affiliation":[{"name":"University of Texas at Austin"}]},{"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"volume-title":"International Roadmap for Devices and Systems","year":"2016","key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industry Associate , International Roadmap for Devices and Systems , 2016 . Semiconductor Industry Associate, International Roadmap for Devices and Systems, 2016."},{"key":"e_1_3_2_1_2_1","volume-title":"Statistical Performance Modeling and Optimization","author":"Li X.","year":"2007","unstructured":"X. Li . J. Le , and L. Pileggi , Statistical Performance Modeling and Optimization , Now Publishers , 2007 . X. Li. J. Le, and L. Pileggi, Statistical Performance Modeling and Optimization, Now Publishers, 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278542"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021034"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882593"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2299279"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630013"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593131"},{"key":"e_1_3_2_1_9_1","first-page":"410","article-title":"Efficient analog circuit optimization using sparse regression and error margining","author":"Alawieh M. B.","year":"2016","unstructured":"M. B. Alawieh , F. Wang , R. Kanj , X. Li and R. Joshi , \" Efficient analog circuit optimization using sparse regression and error margining ,\" ISQED , pp. 410 -- 415 , 2016 . M. B. Alawieh, F. Wang, R. Kanj, X. Li and R. Joshi, \"Efficient analog circuit optimization using sparse regression and error margining,\" ISQED, pp. 410--415, 2016.","journal-title":"ISQED"},{"issue":"1","key":"e_1_3_2_1_10_1","first-page":"61","article-title":"Yield recovery of RF transceiver systems using iterative tuning-driven power-conscious performance optimization","volume":"32","author":"Natarajan V.","year":"2015","unstructured":"V. Natarajan , A. Banerjee , S. Sen , S. Devarakond and A. Chatterjee , \" Yield recovery of RF transceiver systems using iterative tuning-driven power-conscious performance optimization ,\" IEEE D&T , vol. 32 , no. 1 , pp. 61 -- 69 , Jan. 2015 . V. Natarajan, A. Banerjee, S. Sen, S. Devarakond and A. Chatterjee, \"Yield recovery of RF transceiver systems using iterative tuning-driven power-conscious performance optimization,\" IEEE D&T, vol. 32, no. 1, pp. 61--69, Jan. 2015.","journal-title":"IEEE D&T"},{"key":"e_1_3_2_1_11_1","volume-title":"Large-scale statistical performance modeling of analog and mixed-signal circuits,\" CICC","author":"Li X.","year":"2012","unstructured":"X. Li , W. Zhang and F. Wang , \" Large-scale statistical performance modeling of analog and mixed-signal circuits,\" CICC , 2012 . X. Li, W. Zhang and F. Wang, \"Large-scale statistical performance modeling of analog and mixed-signal circuits,\" CICC, 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630009"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061292"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488812"},{"key":"e_1_3_2_1_15_1","first-page":"795","article-title":"Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits","author":"Li X.","year":"2013","unstructured":"X. Li , F. Wang , S. Sun and C. Gu , \" Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits ,\" ICCAD , pp. 795 -- 802 , 2013 . X. Li, F. Wang, S. Sun and C. Gu, \"Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits,\" ICCAD, pp. 795--802, 2013.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744832"},{"key":"e_1_3_2_1_17_1","first-page":"1024","article-title":"Efficient bit error rate estimation for highspeed link by Bayesian model fusion","author":"Fang C.","year":"2015","unstructured":"C. Fang , Q. Huang , F. Yang , X. Zeng , X. Li , and C. Gu , \" Efficient bit error rate estimation for highspeed link by Bayesian model fusion ,\" DATE , pp. 1024 -- 1029 , 2015 . C. Fang, Q. Huang, F. Yang, X. Zeng, X. Li, and C. Gu, \"Efficient bit error rate estimation for highspeed link by Bayesian model fusion,\" DATE, pp. 1024--1029, 2015.","journal-title":"DATE"},{"key":"e_1_3_2_1_18_1","first-page":"575","article-title":"Co-learning Bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information","author":"Wang F.","year":"2015","unstructured":"F. Wang , M. Zaheer , X. Li , J. Plouchart and A. ValdesGarcia , \" Co-learning Bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information ,\" ICCAD , pp. 575 -- 582 , 2015 . F. Wang, M. Zaheer, X. Li, J. Plouchart and A. ValdesGarcia, \"Co-learning Bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information,\" ICCAD, pp. 575--582, 2015.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_19_1","volume-title":"Efficient hierarchical performance modeling for analog and mixed-signal circuits via Bayesian co-learning,\" IEEE TCAD","author":"Alawieh M. B.","year":"2018","unstructured":"M. B. Alawieh , F. Wang and X. Li , \" Efficient hierarchical performance modeling for analog and mixed-signal circuits via Bayesian co-learning,\" IEEE TCAD , 2018 . M. B. Alawieh, F. Wang and X. Li, \"Efficient hierarchical performance modeling for analog and mixed-signal circuits via Bayesian co-learning,\" IEEE TCAD, 2018."},{"key":"e_1_3_2_1_20_1","volume-title":"Pattern Recognition and Machine Learning","author":"Bishop C.","year":"2006","unstructured":"C. Bishop , Pattern Recognition and Machine Learning , Springer , 2006 . C. Bishop, Pattern Recognition and Machine Learning, Springer, 2006."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.909108"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/993483"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/279943.279962"},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"IJCAI","author":"Zhou Z. H.","year":"2005","unstructured":"Z. H. Zhou and M. Li , \" Semi-Supervised Regression with Co-Training \", IJCAI , pp. 1 -- 6 , 2005 . Z. H. Zhou and M. Li, \"Semi-Supervised Regression with Co-Training\", IJCAI, pp. 1--6, 2005."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287657","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287657"}},"subtitle":["&lt;u&gt;s&lt;\/u&gt;emi-&lt;u&gt;s&lt;\/u&gt;upervised learning for efficient &lt;u&gt;p&lt;\/u&gt;erformance &lt;u&gt;m&lt;\/u&gt;odeling of analog and mixed signal circuits"],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":24,"alternative-id":["10.1145\/3287624.3287657","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287657","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}