{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:18Z","timestamp":1750221138717,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287660","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"675-680","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A figure of merit for assertions in verification"],"prefix":"10.1145","author":[{"given":"Samuel","family":"Hertz","sequence":"first","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}]},{"given":"Debjit","family":"Pal","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}]},{"given":"Spencer","family":"Offenberger","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}]},{"given":"Shobha","family":"Vasudevan","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"volume-title":"IEEE Standard for Verilog Hardware Description Language","year":"2005","key":"e_1_3_2_1_1_1","unstructured":"2006. IEEE Standard for Verilog Hardware Description Language . IEEE Std 1364- 2005 (Revision of IEEE Std 1364-2001) (2006), 1 -- 560. 2006. IEEE Standard for Verilog Hardware Description Language. IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001) (2006), 1 -- 560."},{"key":"e_1_3_2_1_2_1","unstructured":"2010. Assertion synthesis. http:\/\/www.nextopsoftware.com\/BugScope-assertion-synthesis.html  2010. Assertion synthesis. http:\/\/www.nextopsoftware.com\/BugScope-assertion-synthesis.html"},{"key":"e_1_3_2_1_3_1","unstructured":"2012. ActiveProp assertion-based verification system. http:\/\/www.jasper-da.com\/products\/activeprop-assertion-based-verification-system  2012. ActiveProp assertion-based verification system. http:\/\/www.jasper-da.com\/products\/activeprop-assertion-based-verification-system"},{"key":"e_1_3_2_1_4_1","unstructured":"2012. SystemVerilog. http:\/\/blogs.mentor.com\/verificationhorizons\/blog\/author\/hfoster\/  2012. SystemVerilog. http:\/\/blogs.mentor.com\/verificationhorizons\/blog\/author\/hfoster\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593108"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-006-0001-6"},{"key":"e_1_3_2_1_7_1","volume-title":"Lacey","author":"Foster Harry D.","year":"2010","unstructured":"Harry D. Foster , Adam C. Krolnik , and David J . Lacey . 2010 . Assertion-Based Design (2nd ed.). Springer Publishing Company , Incorporated. Harry D. Foster, Adam C. Krolnik, and David J. Lacey. 2010. Assertion-Based Design (2nd ed.). Springer Publishing Company, Incorporated."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Sagi Katz Orna Grumberg and Daniel Geist. 1999. \"Have I written enough Properties?\" - A Method of Comparison between Specification and Implementation. In CHARME. 280--297.   Sagi Katz Orna Grumberg and Daniel Geist. 1999. \"Have I written enough Properties?\" - A Method of Comparison between Specification and Implementation. In CHARME. 280--297.","DOI":"10.1007\/3-540-48153-2_21"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5403-y"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858327"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287660","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287660"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":12,"alternative-id":["10.1145\/3287624.3287660","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287660","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}