{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:19Z","timestamp":1750221139216,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287664","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"76-81","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Fully-automated synthesis of power management controllers from UPF"],"prefix":"10.1145","author":[{"given":"Dustin","family":"Peterson","sequence":"first","affiliation":[{"name":"University of Tuebingen, Tuebingen, Germany"}]},{"given":"Oliver","family":"Bringmann","sequence":"additional","affiliation":[{"name":"University of Tuebingen, Tuebingen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Energy-Aware Electronic Systems.","author":"IEEE Computer Society","year":"2015","unstructured":"IEEE Computer Society , IEEE Standard for Design and Verification of Low-Power , Energy-Aware Electronic Systems. 2015 . IEEE Computer Society, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems. 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"Low power OpenRISC processor with power gating, multi-VTH and multi-voltage techniques,\" IEEE East-West Design & Test Symposium (EWDTS)","author":"Melikyan V.","year":"2016","unstructured":"V. Melikyan , T. Hakhverdyan , S. Manukyan , A. Gevorgyan , and D. Babayan , \" Low power OpenRISC processor with power gating, multi-VTH and multi-voltage techniques,\" IEEE East-West Design & Test Symposium (EWDTS) , 2016 . V. Melikyan, T. Hakhverdyan, S. Manukyan, A. Gevorgyan, and D. Babayan, \"Low power OpenRISC processor with power gating, multi-VTH and multi-voltage techniques,\" IEEE East-West Design & Test Symposium (EWDTS), 2016."},{"key":"e_1_3_2_1_3_1","volume-title":"IEDEC","author":"Gourisetty V.","year":"2013","unstructured":"V. Gourisetty , H. Mahmoodi , V. Melikyan , E. Babayan , R. Goldman , K. Holcomb , and T. Wood , \" Low power design flow based on Unified Power Format and Synopsys tool chain,\" Proceedings of the 3rd Interdisciplinary Engineering Design Education Conference , IEDEC , 2013 . V. Gourisetty, H. Mahmoodi, V. Melikyan, E. Babayan, R. Goldman, K. Holcomb, and T. Wood, \"Low power design flow based on Unified Power Format and Synopsys tool chain,\" Proceedings of the 3rd Interdisciplinary Engineering Design Education Conference, IEDEC, 2013."},{"key":"e_1_3_2_1_4_1","volume-title":"Exploration of Power Domain Partitioning for Application-Specific SoCs in System-Level Design,\" Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Signalen und Systemen","author":"Wang B.","year":"2016","unstructured":"B. Wang , Y. Xu , R. Hasholzner , C. Drewes , I. D. Gmbh , R. Rosales , S. Graf , and J. Falk , \" Exploration of Power Domain Partitioning for Application-Specific SoCs in System-Level Design,\" Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Signalen und Systemen , 2016 . B. Wang, Y. Xu, R. Hasholzner, C. Drewes, I. D. Gmbh, R. Rosales, S. Graf, and J. Falk, \"Exploration of Power Domain Partitioning for Application-Specific SoCs in System-Level Design,\" Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Signalen und Systemen, 2016."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2245276.2232030"},{"key":"e_1_3_2_1_6_1","volume-title":"Devices & Systems","author":"Mbarek O.","year":"2012","unstructured":"O. Mbarek , A. Pegatoquet , and M. Auguin , \" Using unified power format standard concepts for power-aware design and verification of systems-on-chip at transaction level,\" IET Circuits , Devices & Systems , 2012 . O. Mbarek, A. Pegatoquet, and M. Auguin, \"Using unified power format standard concepts for power-aware design and verification of systems-on-chip at transaction level,\" IET Circuits, Devices & Systems, 2012."},{"volume-title":"PAD 2013 Po\u010d\u00edta\u010dov\u00e9 architektury & diagnostika","year":"2013","key":"e_1_3_2_1_7_1","unstructured":"Dominik Macko, \"System-Level Power Management Specification,\" in PAD 2013 Po\u010d\u00edta\u010dov\u00e9 architektury & diagnostika , 2013 . Dominik Macko, \"System-Level Power Management Specification,\" in PAD 2013 Po\u010d\u00edta\u010dov\u00e9 architektury & diagnostika, 2013."},{"key":"e_1_3_2_1_8_1","volume-title":"An alternative hardware description language,\" FOSDEM","author":"Papon C.","year":"2017","unstructured":"C. Papon , \"SpinalHDL : An alternative hardware description language,\" FOSDEM , 2017 . C. Papon, \"SpinalHDL: An alternative hardware description language,\" FOSDEM, 2017."},{"key":"e_1_3_2_1_9_1","unstructured":"Synopsys \"32\/28nm Generic Library \" 2015.  Synopsys \"32\/28nm Generic Library \" 2015."},{"key":"e_1_3_2_1_10_1","unstructured":"GLOBALFOUNDRIES \"22FDX - 22nm FD-SOI Technology \" 2016.  GLOBALFOUNDRIES \"22FDX - 22nm FD-SOI Technology \" 2016."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287664","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287664"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":10,"alternative-id":["10.1145\/3287624.3287664","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287664","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}