{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:18Z","timestamp":1750221138765,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100007108","name":"Korea Institute of Science and Technology","doi-asserted-by":"publisher","award":["2E27330-17-P026"],"award-info":[{"award-number":["2E27330-17-P026"]}],"id":[{"id":"10.13039\/501100007108","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2017R1D1A1B03033591"],"award-info":[{"award-number":["NRF-2017R1D1A1B03033591"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002613","name":"Ulsan National Institute of Science and Technology","doi-asserted-by":"publisher","award":["1.170067.01"],"award-info":[{"award-number":["1.170067.01"]}],"id":[{"id":"10.13039\/501100002613","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287669","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"243-248","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA"],"prefix":"10.1145","author":[{"given":"Daewoo","family":"Kim","sequence":"first","affiliation":[{"name":"UNIST, Ulsan, Korea"}]},{"given":"Sugil","family":"Lee","sequence":"additional","affiliation":[{"name":"UNIST, Ulsan, Korea"}]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[{"name":"UNIST, Ulsan, Korea"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"157","volume-title":"DATE '15","author":"Pham N. K.","year":"2015"},{"key":"e_1_3_2_1_2_1","first-page":"456","article-title":"Design space exploration of multiple loops on fpgas using high level synthesis,\" in ICCD '14","author":"Zhong G.","year":"2014","journal-title":"IEEE"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062208"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/543552.512550"},{"key":"e_1_3_2_1_7_1","first-page":"1393","article-title":"Efficient FPGA acceleration of convolutional neural networks using logical-3D compute array,\" in DATE '16. San Jose, CA","author":"Rahman A.","year":"2016","journal-title":"USA: EDA Consortium"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130650"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824280"},{"key":"e_1_3_2_1_10_1","unstructured":"Vivado HLS Xilinx Inc. http:\/\/www.xilinx.com. Vivado HLS Xilinx Inc. http:\/\/www.xilinx.com."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287669","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":10,"alternative-id":["10.1145\/3287624.3287669","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287669","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}