{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:18:08Z","timestamp":1755926288665,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287672","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"237-242","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["A staircase structure for scalable and efficient synthesis of memristor-aided logic"],"prefix":"10.1145","author":[{"given":"Alwin","family":"Zulehner","sequence":"first","affiliation":[{"name":"Johannes Kepler University Linz, Austria"}]},{"given":"Kamalika","family":"Datta","sequence":"additional","affiliation":[{"name":"National Institute of Technology Meghalaya, India"}]},{"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, India"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Johannes Kepler University Linz, Austria"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_2_1","first-page":"677","volume-title":"Int'l Symp. Circuits and Systems (ISCAS 85)","author":"Brglez F.","year":"1985","unstructured":"F. Brglez and H. Fujiwara . A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran . In Int'l Symp. Circuits and Systems (ISCAS 85) , pages 677 -- 692 . IEEE Press , Piscataway, N.J. , 1985 . F. Brglez and H. Fujiwara. A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran. In Int'l Symp. Circuits and Systems (ISCAS 85), pages 677--692. IEEE Press, Piscataway, N.J., 1985."},{"key":"e_1_3_2_1_3_1","first-page":"136","volume-title":"Int'l Design & Test Symp.","author":"Chakraborti S.","year":"2014","unstructured":"S. Chakraborti , P. V. Chowdhary , K. Datta , and I. Sengupta . BDD based synthesis of Boolean functions using memristors . In Int'l Design & Test Symp. , pages 136 -- 141 , Dec 2014 . S. Chakraborti, P. V. Chowdhary, K. Datta, and I. Sengupta. BDD based synthesis of Boolean functions using memristors. In Int'l Design & Test Symp., pages 136--141, Dec 2014."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"e_1_3_2_1_6_1","first-page":"225","volume-title":"Int'l Conf. on CAD","author":"Hur R. B.","year":"2017","unstructured":"R. B. Hur , N. Wald , N. Talati , and S. Kvatinsky . SIMPLE MAGIC: Synthesis and in-memory mapping of logic execution for memristor-aided logic . In Int'l Conf. on CAD , pages 225 -- 232 , 2017 . R. B. Hur, N. Wald, N. Talati, and S. Kvatinsky. SIMPLE MAGIC: Synthesis and in-memory mapping of logic execution for memristor-aided logic. In Int'l Conf. on CAD, pages 225--232, 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"e_1_3_2_1_8_1","volume-title":"MAGIC - memristor-aided logic","author":"Kvatinsky S.","year":"2014","unstructured":"S. Kvatinsky , D. Belousov , S. Liman , G. Satat , N. Wald , E. G. Friedman , A. Kolodny , and U. C. Weiser . MAGIC - memristor-aided logic . IEEE Trans. on Circuits and Systems , 61-II(11):895--899, 2014 . S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser. MAGIC - memristor-aided logic. IEEE Trans. on Circuits and Systems, 61-II(11):895--899, 2014."},{"key":"e_1_3_2_1_9_1","volume-title":"VTEAM: A general model for voltage-controlled memristors","author":"Kvatinsky S.","year":"2015","unstructured":"S. Kvatinsky , M. Ramadan , E. G. Friedman , and A. Kolodny . VTEAM: A general model for voltage-controlled memristors . IEEE Trans. on Circuits and Systems , 62-II(8):786--790, 2015 . S. Kvatinsky, M. Ramadan, E. G. Friedman, and A. Kolodny. VTEAM: A general model for voltage-controlled memristors. IEEE Trans. on Circuits and Systems, 62-II(8):786--790, 2015."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.61"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422103"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"e_1_3_2_1_14_1","first-page":"470","volume-title":"Int'l Conf. on CAD","author":"Raghuvanshi A.","year":"2014","unstructured":"A. Raghuvanshi and M. A. Perkowski . Logic synthesis and a generalized notation for memristor-realized material implication gates . In Int'l Conf. on CAD , pages 470 -- 477 , 2014 . A. Raghuvanshi and M. A. Perkowski. Logic synthesis and a generalized notation for memristor-realized material implication gates. In Int'l Conf. on CAD, pages 470--477, 2014."},{"key":"e_1_3_2_1_15_1","volume-title":"The missing memristor found. nature, 453(7191):80","author":"Strukov D. B.","year":"2008","unstructured":"D. B. Strukov , G. S. Snider , D. R. Stewart , and R. S. Williams . The missing memristor found. nature, 453(7191):80 , 2008 . D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. The missing memristor found. nature, 453(7191):80, 2008."},{"key":"e_1_3_2_1_16_1","volume-title":"Using the CPLEXR callable library and CPLEX barrier and mixed integer solver options","author":"Studio I. I. C. O.","year":"2011","unstructured":"I. I. C. O. Studio . Using the CPLEXR callable library and CPLEX barrier and mixed integer solver options , 2011 . I. I. C. O. Studio. Using the CPLEXR callable library and CPLEX barrier and mixed integer solver options, 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287672","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287672"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":17,"alternative-id":["10.1145\/3287624.3287672","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287672","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}