{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:13:43Z","timestamp":1767183223181,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287673","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"669-674","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Design automation for adiabatic circuits"],"prefix":"10.1145","author":[{"given":"Alwin","family":"Zulehner","sequence":"first","affiliation":[{"name":"Johannes Kepler University Linz, Austria"}]},{"given":"Michael P.","family":"Frank","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Johannes Kepler University Linz, Austria"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industry Association 2.0. 2015. International Technology Road-map for Semiconductors. https:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconductors_itrs. Accessed: 2017-09-15.  Semiconductor Industry Association 2.0. 2015. International Technology Road-map for Semiconductors. https:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconductors_itrs. Accessed: 2017-09-15."},{"key":"e_1_3_2_1_2_1","unstructured":"Venkiteswaran Anantharam Maojiao He Krishna Natarajan Huikai Xie and Michael P Frank. 2004. Driving Fully-Adiabatic Logic Circuits Using Custom High-Q MEMS Resonators.. In ESA\/VLSI. 5--11.  Venkiteswaran Anantharam Maojiao He Krishna Natarajan Huikai Xie and Michael P Frank. 2004. Driving Fully-Adiabatic Logic Circuits Using Custom High-Q MEMS Resonators.. In ESA\/VLSI. 5--11."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_4_1","unstructured":"F. Brglez D. Bryan and K. Kozminski. 1989. Combinational Profiles of Sequential Benchmark Circuits. In Int'l Symp. Circ. and Systems. 1929--1934.  F. Brglez D. Bryan and K. Kozminski. 1989. Combinational Profiles of Sequential Benchmark Circuits. In Int'l Symp. Circ. and Systems. 1929--1934."},{"key":"e_1_3_2_1_5_1","unstructured":"Michael P. Frank. 2003. Common Mistakes in Adiabatic Logic Design and How to Avoid Them. In Int'l Conf. on Embedded Systems and Applications. 216--222.  Michael P. Frank. 2003. Common Mistakes in Adiabatic Logic Design and How to Avoid Them. In Int'l Conf. on Embedded Systems and Applications. 216--222."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Michael P. Frank. 2017. Foundations of Generalized Reversible Computing. In Int'l Conf. on Reversible Computation.  Michael P. Frank. 2017. Foundations of Generalized Reversible Computing. In Int'l Conf. on Reversible Computation.","DOI":"10.1007\/978-3-319-59936-6_2"},{"key":"e_1_3_2_1_7_1","unstructured":"Michael P. Frank. 2017. Throwing computing into reverse. IEEE Spectrum September 2017 (2017).  Michael P. Frank. 2017. Throwing computing into reverse. IEEE Spectrum September 2017 (2017)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1992.615549"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1992.615554"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"volume-title":"IWLS'93 Benchmark Set: Version 4.0. In Int'l Workshop on Logic Synth.","year":"1993","author":"McElvain K.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","unstructured":"Ralph C Merkle. 1992. Towards practical reversible logic. In Physics and Computation. 227--228.  Ralph C Merkle. 1992. Towards practical reversible logic. In Physics and Computation. 227--228."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2313454"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Andreas Rauchenecker Timm Ostermann and Robert Wille. 2017. Exploiting reversible logic design for implementing adiabatic circuits. In Mixed Design of Integrated Circuits and Systems. 264--270.  Andreas Rauchenecker Timm Ostermann and Robert Wille. 2017. Exploiting reversible logic design for implementing adiabatic circuits. In Mixed Design of Integrated Circuits and Systems. 264--270.","DOI":"10.23919\/MIXDES.2017.8005196"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/163429.163468"},{"volume-title":"Exploiting Coding Techniques for Logic Synthesis of Reversible Circuits. In Asia and South Pacific Design Automation Conf. 670--675","year":"2018","author":"Zulehner Alwin","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","first-page":"996","article-title":"One-pass Design of Reversible Circuits: Combining Embedding and Synthesis for Reversible Logic","volume":"37","author":"Zulehner Alwin","year":"2018","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287673","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:04Z","timestamp":1750208884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287673"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":19,"alternative-id":["10.1145\/3287624.3287673","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287673","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}