{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:19Z","timestamp":1750221139207,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287679","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"550-556","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Diffusion break-aware leakage power optimization and detailed placement in sub-10nm VLSI"],"prefix":"10.1145","author":[{"given":"Sun ik","family":"Heo","sequence":"first","affiliation":[{"name":"Samsung Electronics Co., Ltd., Hwaseong-si, Gyeonggi-do, South Korea"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Minsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Lutong","family":"Wang","sequence":"additional","affiliation":[{"name":"UC San Diego"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"29.1.1","volume-title":"Self-Aligned Quad Patterning, Contact Over Active Gate and Cobalt Local Interconnects\"","author":"Auth C.","year":"2017","unstructured":"C. Auth , A. Aliyarukunju , M. Asoro , D. Bergstrom , V. Bhagwat et al., \"A 10nm High Performance and Low-Power CMOS Technology Featuring 3<sup>rd<\/sup> Generation FinFET Transistors , Self-Aligned Quad Patterning, Contact Over Active Gate and Cobalt Local Interconnects\" , IEEE IEDM , 2017 , pp. 29.1.1 -- 29.1.4 . C. Auth, A. Aliyarukunju, M. Asoro, D. Bergstrom, V. Bhagwat et al., \"A 10nm High Performance and Low-Power CMOS Technology Featuring 3<sup>rd<\/sup> Generation FinFET Transistors, Self-Aligned Quad Patterning, Contact Over Active Gate and Cobalt Local Interconnects\", IEEE IEDM, 2017, pp. 29.1.1--29.1.4."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proc. VTS","author":"Berthelon R.","year":"2016","unstructured":"R. Berthelon , F. Andrieu , E. Josse , R. Bingert , O. Weber , E. Serret et al., \"Design \/ Technology Co-optimization of Strain-induced Layout Effects in 14nm UTBB-FDSOI CMOS: Enablement and Assessment of Continuous-RX Designs \", Proc. VTS , 2016 , pp. 1 -- 2 . R. Berthelon, F. Andrieu, E. Josse, R. Bingert, O. Weber, E. Serret et al., \"Design \/ Technology Co-optimization of Strain-induced Layout Effects in 14nm UTBB-FDSOI CMOS: Enablement and Assessment of Continuous-RX Designs\", Proc. VTS, 2016, pp. 1--2."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"Proc. DATE","author":"Du Y.","year":"2014","unstructured":"Y. Du and M. D. F. Wong , \"Optimization of Standard Cell Based Detailed Placement for 16nm Fin FET Process\" , Proc. DATE , 2014 , pp. 1 -- 6 . Y. Du and M. D. F. Wong, \"Optimization of Standard Cell Based Detailed Placement for 16nm FinFET Process\", Proc. DATE, 2014, pp. 1--6."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"e_1_3_2_1_6_1","volume-title":"US20180032658A1","author":"Ha N.","year":"2018","unstructured":"N. Ha , Y.-D. Kim , B.-H , Lee , H.-O. Kim , K. Jeong and J. Kim , \" System and Method of Designing Integrated Circuit by Considering Local Layout Effect\", US Patent Appl ., US20180032658A1 , 2018 . N. Ha, Y.-D. Kim, B.-H, Lee, H.-O. Kim, K. Jeong and J. Kim, \"System and Method of Designing Integrated Circuit by Considering Local Layout Effect\", US Patent Appl., US20180032658A1, 2018."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840940"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199789"},{"key":"e_1_3_2_1_9_1","volume-title":"Enhanced Optimal Multi-Row Detailed Placement for Neighbor Diffusion Effect Mitigation in Sub-10nm VLSI","author":"Han C.","year":"2018","unstructured":"C. Han , A. B. Kahng , L. Wang and B. Xu , \" Enhanced Optimal Multi-Row Detailed Placement for Neighbor Diffusion Effect Mitigation in Sub-10nm VLSI \", IEEE Trans. on CAD ( 2018 ) C. Han, A. B. Kahng, L. Wang and B. Xu, \"Enhanced Optimal Multi-Row Detailed Placement for Neighbor Diffusion Effect Mitigation in Sub-10nm VLSI\", IEEE Trans. on CAD (2018)"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561917"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591542"},{"key":"e_1_3_2_1_13_1","volume-title":"DAC","author":"Kahng A. B.","year":"2018","unstructured":"A. B. Kahng , J. Dodrill and P. Gupta , \" Designing in Advanced Technologies: A Quick Review of Approaches\", Tutorial 4 , DAC , 2018 . A. B. Kahng, J. Dodrill and P. Gupta, \"Designing in Advanced Technologies: A Quick Review of Approaches\", Tutorial 4, DAC, 2018."},{"key":"e_1_3_2_1_14_1","first-page":"352","volume-title":"Proc. ASPDAC","author":"Luo T.","year":"2008","unstructured":"T. Luo , D. Newmark and D. Z. Pan , \" Total Power Optimization Combining Placement, Sizing and Multi-Vt Through Slack Distribution Management \", Proc. ASPDAC , 2008 , pp. 352 -- 357 . T. Luo, D. Newmark and D. Z. Pan, \"Total Power Optimization Combining Placement, Sizing and Multi-Vt Through Slack Distribution Management\", Proc. ASPDAC, 2008, pp. 352--357."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2661819"},{"key":"e_1_3_2_1_16_1","volume-title":"US Patent, US7823098B1","author":"Moon C. W.","year":"2010","unstructured":"C. W. Moon , P. Gupta , P. J. Donehue and A. B. Kahng , \" Method of Designing a Digital Circuit by Correlating Different Static Timing Analyzers \", US Patent, US7823098B1 , 2010 . C. W. Moon, P. Gupta, P. J. Donehue and A. B. Kahng, \"Method of Designing a Digital Circuit by Correlating Different Static Timing Analyzers\", US Patent, US7823098B1, 2010."},{"key":"e_1_3_2_1_17_1","first-page":"413","article-title":"Power Minimization by Simultaneous Dual-Vth Assignment and Gate-Sizing","author":"Wei L.","year":"2000","unstructured":"L. Wei , K. Roy and C.-K. Koh , \" Power Minimization by Simultaneous Dual-Vth Assignment and Gate-Sizing \", Proc. CICC , 2000 , pp. 413 -- 416 . L. Wei, K. Roy and C.-K. Koh, \"Power Minimization by Simultaneous Dual-Vth Assignment and Gate-Sizing\", Proc. CICC, 2000, pp. 413--416.","journal-title":"Proc."},{"key":"e_1_3_2_1_18_1","volume-title":"US9412616","author":"Xie R.","year":"2016","unstructured":"R. Xie , K.-Y. Lim , M. G. Sung and R. R.-H. Kim , \"Methods of Forming Single and Double Diffusion Breaks on Integrated Circuit Products Comprised of Fin FET Devices and the Resulting Products\" , US Patent , US9412616 , 2016 . R. Xie, K.-Y. Lim, M. G. Sung and R. R.-H. Kim, \"Methods of Forming Single and Double Diffusion Breaks on Integrated Circuit Products Comprised of FinFET Devices and the Resulting Products\", US Patent, US9412616, 2016."},{"key":"e_1_3_2_1_19_1","first-page":"T70","volume-title":"Proc. VTS","author":"Yang S.","year":"2017","unstructured":"S. Yang , Y. Liu , M. Cai , J. Bao , P. Feng , X. Chen et al., \"10nm High Performance Mobile SoC Design and Technology Co-developed for Performance, Power, and Area Scaling \", Proc. VTS , 2017 , pp. T70 -- T71 . S. Yang, Y. Liu, M. Cai, J. Bao, P. Feng, X. Chen et al., \"10nm High Performance Mobile SoC Design and Technology Co-developed for Performance, Power, and Area Scaling\", Proc. VTS, 2017, pp. T70--T71."},{"key":"e_1_3_2_1_20_1","first-page":"T228","volume-title":"Proc. VTS","author":"Zhao P.","year":"2017","unstructured":"P. Zhao , S. M. Pandey , E. Banghart , X. He , R. Asra , V. Mahajan et al., \"Influence of Stress Induced CT Local Layout Effect (LLE) on 14nm FinFET \", Proc. VTS , 2017 , pp. T228 -- T229 . P. Zhao, S. M. Pandey, E. Banghart, X. He, R. Asra, V. Mahajan et al., \"Influence of Stress Induced CT Local Layout Effect (LLE) on 14nm FinFET\", Proc. VTS, 2017, pp. T228--T229."},{"volume-title":"Samsung Electronics Co","year":"2018","key":"e_1_3_2_1_21_1","unstructured":"Design Technology Team , Samsung Electronics Co . Ltd ., Personal Communication, May 2018 . Design Technology Team, Samsung Electronics Co. Ltd., Personal Communication, May 2018."},{"key":"e_1_3_2_1_22_1","unstructured":"Cadence Innovus User Guide http:\/\/www.cadence.com  Cadence Innovus User Guide http:\/\/www.cadence.com"},{"key":"e_1_3_2_1_23_1","unstructured":"LEF\/DEF Reference 5.7. http:\/\/www.si2.org\/openeda.si2.org\/projects\/lefdef  LEF\/DEF Reference 5.7. http:\/\/www.si2.org\/openeda.si2.org\/projects\/lefdef"},{"key":"e_1_3_2_1_24_1","unstructured":"Si2 OpenAccess. http:\/\/www.si2.org\/?page=69  Si2 OpenAccess. http:\/\/www.si2.org\/?page=69"},{"key":"e_1_3_2_1_25_1","unstructured":"OpenCores: Open Source IP-Cores http:\/\/www.opencores.org  OpenCores: Open Source IP-Cores http:\/\/www.opencores.org"},{"key":"e_1_3_2_1_26_1","unstructured":"OpenSTA: Static Timing Analyzer https:\/\/github.com\/abk-openroad\/OpenSTA  OpenSTA: Static Timing Analyzer https:\/\/github.com\/abk-openroad\/OpenSTA"},{"key":"e_1_3_2_1_27_1","unstructured":"Synopsys Design Compiler User Guide http:\/\/www.synopsys.com  Synopsys Design Compiler User Guide http:\/\/www.synopsys.com"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287679","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:05Z","timestamp":1750208885000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287679"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":27,"alternative-id":["10.1145\/3287624.3287679","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287679","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}