{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:19Z","timestamp":1750221139590,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287690","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"347-351","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Testing stuck-open faults of priority address encoder in content addressable memories"],"prefix":"10.1145","author":[{"given":"Tsai-Ling","family":"Tsai","sequence":"first","affiliation":[{"name":"National Central University, Taoyuan, Taiwan"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[{"name":"National Central University, Taoyuan, Taiwan"}]},{"given":"Chun-Lung","family":"Hsu","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute, Hsinchu, Taiwan"}]},{"given":"Chi-Tien","family":"Su","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute, Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.845082"},{"key":"e_1_3_2_1_2_1","first-page":"389","volume-title":"IEEE VLSI Test Symp. (VTS)","author":"Li J.-F.","year":"2002","unstructured":"J.-F. Li , R.-S. Tzeng , and C.-W. Wu , \"Testing and diagnosing embedded content addressable memories,\" in Proc . IEEE VLSI Test Symp. (VTS) , Monterey, California , Apr. 2002 , pp. 389 -- 394 J.-F. Li, R.-S. Tzeng, and C.-W. Wu, \"Testing and diagnosing embedded content addressable memories,\" in Proc. IEEE VLSI Test Symp. (VTS), Monterey, California, Apr. 2002, pp. 389--394"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022858128485"},{"key":"e_1_3_2_1_4_1","first-page":"471","volume-title":"A methodology for testing content addressable memories,\" in Proc. Int'l Test Conf. (ITC)","author":"Giles G.","year":"1985","unstructured":"G. Giles and C. Hunter , \" A methodology for testing content addressable memories,\" in Proc. Int'l Test Conf. (ITC) , 1985 , pp. 471 -- 474 . G. Giles and C. Hunter, \"A methodology for testing content addressable memories,\" in Proc. Int'l Test Conf. (ITC), 1985, pp. 471--474."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3126"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75003"},{"key":"e_1_3_2_1_7_1","first-page":"40","volume-title":"Design and Testing (MTDT)","author":"Kornachuk S.","year":"1994","unstructured":"S. Kornachuk , L. McNaughton , R. Gibbins , and B. Nadeau-Dostie , \" A high speed embedded cache design with non-intrusive BIST,\" in Proc. IEEE Int'l Workshop on Memory Technology , Design and Testing (MTDT) , San Jose , 1994 , pp. 40 -- 45 . S. Kornachuk, L. McNaughton, R. Gibbins, and B. Nadeau-Dostie, \"A high speed embedded cache design with non-intrusive BIST,\" in Proc. IEEE Int'l Workshop on Memory Technology, Design and Testing (MTDT), San Jose, 1994, pp. 40--45."},{"key":"e_1_3_2_1_8_1","first-page":"78","volume-title":"Design and Testing (MTDT)","author":"Al-Assadi W. K.","year":"1994","unstructured":"W. K. Al-Assadi , A. P. Jayasumana , and Y. K. Malaiya , \" On fault modeling and testing of content-addressable memories,\" in Proc. IEEE Int'l Workshop on Memory Technology , Design and Testing (MTDT) , 1994 , pp. 78 -- 81 . W. K. Al-Assadi, A. P. Jayasumana, and Y. K. Malaiya, \"On fault modeling and testing of content-addressable memories,\" in Proc. IEEE Int'l Workshop on Memory Technology, Design and Testing (MTDT), 1994, pp. 78--81."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970020"},{"key":"e_1_3_2_1_10_1","first-page":"411","volume-title":"IEEE VLSI Test Symp. (VTS)","author":"Sidorowicz P. R.","year":"1998","unstructured":"P. R. Sidorowicz and J. A. Brzozowski , \" An approach to modeling and testing memories and its application to CAMs,\" in Proc . IEEE VLSI Test Symp. (VTS) , Apr. 1998 , pp. 411 -- 416 . P. R. Sidorowicz and J. A. Brzozowski, \"An approach to modeling and testing memories and its application to CAMs,\" in Proc. IEEE VLSI Test Symp. (VTS), Apr. 1998, pp. 411--416."},{"key":"e_1_3_2_1_11_1","first-page":"183","volume-title":"IEEE Custom Integrated Circuits Conf. (CICC)","author":"Chadwick T.","year":"2001","unstructured":"T. Chadwick , T. Gordon , R. Nadkarni , and J. Rowland , \" An ASICembedded content addressable memory with power-saving and design for test features,\" in Proc . IEEE Custom Integrated Circuits Conf. (CICC) , 2001 , pp. 183 -- 186 . T. Chadwick, T. Gordon, R. Nadkarni, and J. Rowland, \"An ASICembedded content addressable memory with power-saving and design for test features,\" in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2001, pp. 183--186."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/355168.355173"},{"key":"e_1_3_2_1_13_1","first-page":"378","volume-title":"IEEE Asian Test Symp. (ATS)","author":"Du X.","year":"2003","unstructured":"X. Du , S. M. Reddy , J. Rayhawk , and W.-T. Cheng , \"Testing delay faults in embedded CAMs,\" in Proc . IEEE Asian Test Symp. (ATS) , 2003 , pp. 378 -- 383 . X. Du, S. M. Reddy, J. Rayhawk, and W.-T. Cheng, \"Testing delay faults in embedded CAMs,\" in Proc. IEEE Asian Test Symp. (ATS), 2003, pp. 378--383."},{"key":"e_1_3_2_1_14_1","first-page":"39","volume-title":"Sep. 2003","author":"Wright D.","unstructured":"D. Wright and M. Sachdev , \" Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories,\" in Proc. Int'l Test Conf. (ITC) , Sep. 2003 , pp. 39 -- 47 . D. Wright and M. Sachdev, \"Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories,\" in Proc. Int'l Test Conf. (ITC), Sep. 2003, pp. 39--47."},{"key":"e_1_3_2_1_15_1","first-page":"601","article-title":"Diagnosing binary content addressable memories with comparison and RAM faults","volume":"87","author":"Li J.-F.","year":"2004","unstructured":"J.-F. Li , \" Diagnosing binary content addressable memories with comparison and RAM faults ,\" IEICE Trans. Information and Systems , vol. E87 -D, pp. 601 -- 608 , Mar. 2004 . J.-F. Li, \"Diagnosing binary content addressable memories with comparison and RAM faults,\" IEICE Trans. Information and Systems, vol. E87-D, pp. 601--608, Mar. 2004.","journal-title":"IEICE Trans. Information and Systems"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.7"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120745"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.57"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.46"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.18"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017903"},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"Int'l Test Conf. (ITC)","author":"Li J.-F.","year":"2005","unstructured":"J.-F. Li , \"Testing priority address encoder faults in content addressable memories,\" in Proc. Int'l Test Conf. (ITC) , Austin, Nov . 2005 , Paper 33.2, pp. 1 -- 8 . J.-F. Li, \"Testing priority address encoder faults in content addressable memories,\" in Proc. Int'l Test Conf. (ITC), Austin, Nov. 2005, Paper 33.2, pp. 1--8."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878206"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675150"},{"issue":"1","key":"e_1_3_2_1_25_1","first-page":"10","article-title":"Exhaustive testing of stuck-open faults in CMOS combinational circuits","volume":"135","author":"Bate J. A.","year":"1988","unstructured":"J. A. Bate and D. M. Miller , \" Exhaustive testing of stuck-open faults in CMOS combinational circuits ,\" IEE Proceedings , vol. 135 , no. 1 , pp. 10 -- 16 , Jan. 1988 . J. A. Bate and D. M. Miller, \"Exhaustive testing of stuck-open faults in CMOS combinational circuits,\" IEE Proceedings, vol. 135, no. 1, pp. 10--16, Jan. 1988.","journal-title":"IEE Proceedings"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.587738"},{"key":"e_1_3_2_1_27_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste N.","year":"2005","unstructured":"N. Weste and D. Harris , CMOS VLSI Design: A Circuits and Systems Perspective , 3 rd ed. Reading, Massachusetts : Addison-Wesley , 2005 . N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed. Reading, Massachusetts: Addison-Wesley, 2005.","edition":"3"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.883335"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.871331"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.974546"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287690","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:05Z","timestamp":1750208885000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287690"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":30,"alternative-id":["10.1145\/3287624.3287690","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287690","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}