{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T05:48:20Z","timestamp":1774331300480,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287691","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"358-363","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["CycSAT-unresolvable cyclic logic encryption using unreachable states"],"prefix":"10.1145","author":[{"given":"Amin","family":"Rezaei","sequence":"first","affiliation":[{"name":"Northwestern University"}]},{"given":"You","family":"Li","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Yuanqi","family":"Shen","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Shuyu","family":"Kong","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[{"name":"Northwestern University"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 143--148","author":"Backes J.","unstructured":"J. Backes , B. Fett , and M. D. Riedel . 2008. The analysis of cyclic circuits with Boolean satisfiability . In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 143--148 . J. Backes, B. Fett, and M. D. Riedel. 2008. The analysis of cyclic circuits with Boolean satisfiability. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 143--148."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1946284.1946291"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS). 677--692","author":"Brglez F.","unstructured":"F. Brglez and H. Fujiwara . 1985. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran . In IEEE International Symposium on Circuits and Systems (ISCAS). 677--692 . F. Brglez and H. Fujiwara. 1985. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In IEEE International Symposium on Circuits and Systems (ISCAS). 677--692."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.13"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.293952"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_8_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 85--90","author":"Rezaei A.","unstructured":"A. Rezaei , Y. Shen , S. Kong , J. Gu , and H. Zhou . 2018. Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks. In Design , Automation & Test in Europe Conference & Exhibition (DATE). 85--90 . A. Rezaei, Y. Shen, S. Kong, J. Gu, and H. Zhou. 2018. Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 85--90."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 95--100","author":"Shamsi K.","unstructured":"K. Shamsi , M. Li , T. Meade , Z. Zhao , D. Z. Pan , and Y. Jin . 2017. AppSAT: Approximately deobfuscating integrated circuits . In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 95--100 . K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin. 2017. AppSAT: Approximately deobfuscating integrated circuits. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 95--100."},{"key":"e_1_3_2_1_12_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 629--632","author":"Shen Y.","unstructured":"Y. Shen , A. Rezaei , and H. Zhou . 2018. SAT-based bit-flipping attack on logic encryptions. In Design , Automation & Test in Europe Conference & Exhibition (DATE). 629--632 . Y. Shen, A. Rezaei, and H. Zhou. 2018. SAT-based bit-flipping attack on logic encryptions. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 629--632."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 137--143","author":"Subramanyan P.","unstructured":"P. Subramanyan , S. Ray , and S. Malik . 2015. Evaluating the security of logic encryption algorithms . In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 137--143 . P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the security of logic encryption algorithms. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 137--143."},{"key":"e_1_3_2_1_15_1","unstructured":"Berkeley Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. In http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/.  Berkeley Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. In http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/647444.727054"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Y.\n      Xie\n     and \n      A.\n      Srivastava\n  . \n  2016\n  . Mitigating SAT attack on logic locking. In Cryptographic Hardware and Embedded Systems (CHES) Lecture Notes in Computer Science Vol. \n  9813\n  . \n  Springer 127--146.  Y. Xie and A. Srivastava. 2016. Mitigating SAT attack on logic locking. In Cryptographic Hardware and Embedded Systems (CHES) Lecture Notes in Computer Science Vol. 9813. Springer 127--146.","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"e_1_3_2_1_18_1","volume-title":"International Conference on Cryptographic Hardware and Embedded Systems (CHES). Springer, 189--210","author":"Xu X.","unstructured":"X. Xu , B. Shakya , M. Tehranipoor , and D. Forte . 2017. Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks . In International Conference on Cryptographic Hardware and Embedded Systems (CHES). Springer, 189--210 . X. Xu, B. Shakya, M. Tehranipoor, and D. Forte. 2017. Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In International Conference on Cryptographic Hardware and Embedded Systems (CHES). Springer, 189--210."},{"key":"e_1_3_2_1_19_1","volume-title":"Microelectronics Center of North Carolina (MCNC) International Workshop on Logic Synthesis.","author":"Yang S.","year":"1991","unstructured":"S. Yang . 1991 . Logic synthesis and optimization benchmarks user guide version 3.0 . In Microelectronics Center of North Carolina (MCNC) International Workshop on Logic Synthesis. S. Yang. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. In Microelectronics Center of North Carolina (MCNC) International Workshop on Logic Synthesis."},{"key":"e_1_3_2_1_20_1","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 236--241","author":"Yasin M.","unstructured":"M. Yasin , B. Mazumdar , J. J. V. Rajendran , and O. Sinanoglu . 2016. SARLock: SAT attack resistant logic locking . In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 236--241 . M. Yasin, B. Mazumdar, J. J. V. Rajendran, and O. Sinanoglu. 2016. SARLock: SAT attack resistant logic locking. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 236--241."},{"key":"e_1_3_2_1_21_1","volume-title":"International Conference on Computer-Aided Design (ICCAD). 49--56","author":"Zhou H.","unstructured":"H. Zhou , R. Jiang , and S. Kong . 2017. CycSAT: SAT-based attack on cyclic logic encryptions . In International Conference on Computer-Aided Design (ICCAD). 49--56 . H. Zhou, R. Jiang, and S. Kong. 2017. CycSAT: SAT-based attack on cyclic logic encryptions. In International Conference on Computer-Aided Design (ICCAD). 49--56."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"]},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287691","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:05Z","timestamp":1750208885000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287691"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":21,"alternative-id":["10.1145\/3287624.3287691","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287691","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}