{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:18Z","timestamp":1750221138813,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287696","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"627-632","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A 0.16pJ\/bit recurrent neural network based PUF for enhanced machine learning attack resistance"],"prefix":"10.1145","author":[{"given":"Nimesh","family":"Shah","sequence":"first","affiliation":[{"name":"Nanyang Technological University, Singapore"}]},{"given":"Manaar","family":"Alam","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur"}]},{"given":"Durga Prasad","family":"Sahoo","sequence":"additional","affiliation":[{"name":"Robert Bosch Engineering, India"}]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kharagpur"}]},{"given":"Arindam","family":"Basu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"volume-title":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3.","author":"Alvarez A.","key":"e_1_3_2_1_1_1","unstructured":"A. Alvarez , W. Zhao , and M. Alioto . 2015. 14.3 15fJ\/b static physically unclonable functions for secure chip identification with lt;2Inter\/Intra PUF hamming distance separation in 65nm . In 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3. A. Alvarez, W. Zhao, and M. Alioto. 2015. 14.3 15fJ\/b static physically unclonable functions for secure chip identification with lt;2Inter\/Intra PUF hamming distance separation in 65nm. In 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"B. Gassend D. Lim D. Clarke M. van Dijk and S. Devadas. {n. d.}. Identification and authentication of integrated circuits. Concurrency and Computation: Practice and Experience 16 11 ({n. d.}) 1077--1098. arXiv:https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cpe.805   B. Gassend D. Lim D. Clarke M. van Dijk and S. Devadas. {n. d.}. Identification and authentication of integrated circuits. Concurrency and Computation: Practice and Experience 16 11 ({n. d.}) 1077--1098. arXiv:https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cpe.805","DOI":"10.1002\/cpe.805"},{"volume-title":"2012 IEEE International Workshop on Information Forensics and Security (WIFS). 37--42","author":"Hospodar G.","key":"e_1_3_2_1_3_1","unstructured":"G. Hospodar , R. Maes , and I. Verbauwhede . 2012. Machine learning attacks on 65nm Arbiter PUFs: Accurate modeling poses strict bounds on usability . In 2012 IEEE International Workshop on Information Forensics and Security (WIFS). 37--42 . G. Hospodar, R. Maes, and I. Verbauwhede. 2012. Machine learning attacks on 65nm Arbiter PUFs: Accurate modeling poses strict bounds on usability. In 2012 IEEE International Workshop on Information Forensics and Security (WIFS). 37--42."},{"volume-title":"2017 Symposium on VLSI Circuits. C270--C271","author":"Jeloka S.","key":"e_1_3_2_1_4_1","unstructured":"S. Jeloka , K. Yang , M. Orshansky , D. Sylvester , and D. Blaauw . 2017. A sequence dependent challenge-response PUF using 28nm SRAM 6T bit cell . In 2017 Symposium on VLSI Circuits. C270--C271 . S. Jeloka, K. Yang, M. Orshansky, D. Sylvester, and D. Blaauw. 2017. A sequence dependent challenge-response PUF using 28nm SRAM 6T bit cell. In 2017 Symposium on VLSI Circuits. C270--C271."},{"volume-title":"2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 38--43","author":"Kumar R.","key":"e_1_3_2_1_5_1","unstructured":"R. Kumar and W. Burleson . 2014. On design of a highly secure PUF based on non-linear current mirrors . In 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 38--43 . R. Kumar and W. Burleson. 2014. On design of a highly secure PUF based on non-linear current mirrors. In 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 38--43."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/3201607.3201628"},{"volume-title":"Physically Unclonable Functions: Constructions, Properties and Applications","author":"Maes R.","key":"e_1_3_2_1_8_1","unstructured":"R. Maes . 2013. Physically Unclonable Functions: Constructions, Properties and Applications ,. Springer , 32--33. R. Maes. 2013. Physically Unclonable Functions: Constructions, Properties and Applications,. Springer, 32--33."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2940326"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"volume-title":"2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 50--55","author":"Sahoo D. P.","key":"e_1_3_2_1_11_1","unstructured":"D. P. Sahoo , S. Saha , D. Mukhopadhyay , R. S. Chakraborty , and H. Kapoor . 2014. Composite PUF: A new design paradigm for Physically Unclonable Functions on FPGA . In 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 50--55 . D. P. Sahoo, S. Saha, D. Mukhopadhyay, R. S. Chakraborty, and H. Kapoor. 2014. Composite PUF: A new design paradigm for Physically Unclonable Functions on FPGA. In 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST). 50--55."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"volume-title":"2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 19--24","author":"Vijayakumar A.","key":"e_1_3_2_1_14_1","unstructured":"A. Vijayakumar , V. C. Patil , C. B. Prado , and S. Kundu . 2016. Machine learning resistant strong PUF: Possible or a pipe dream? . In 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 19--24 . A. Vijayakumar, V. C. Patil, C. B. Prado, and S. Kundu. 2016. Machine learning resistant strong PUF: Possible or a pipe dream?. In 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 19--24."},{"key":"e_1_3_2_1_15_1","first-page":"4","article-title":"Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning","volume":"65","author":"Wang Z.","year":"2018","unstructured":"Z. Wang , Y. Chen , A. Patil , J. Jayabalan , X. Zhang , C. Chang , and A. Basu . 2018 . Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning . IEEE Transactions on Circuits and Systems I: Regular Papers 65 , 4 (April 2018), 1314--1326. Z. Wang, Y. Chen, A. Patil, J. Jayabalan, X. Zhang, C. Chang, and A. Basu. 2018. Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning. IEEE Transactions on Circuits and Systems I: Regular Papers 65, 4 (April 2018), 1314--1326.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"volume-title":"2017 IEEE International Solid-State Circuits Conference (ISSCC). 242--243","author":"Whatmough P. N.","key":"e_1_3_2_1_16_1","unstructured":"P. N. Whatmough , S. K. Lee , H. Lee , S. Rama , D. Brooks , and G. Wei . 2017. 14.3 A 28nm SoC with a 1.2GHz 568nJ\/prediction sparse deep-neural-network engine with gt;0.1 timing error rate tolerance for IoT applications . In 2017 IEEE International Solid-State Circuits Conference (ISSCC). 242--243 . P. N. Whatmough, S. K. Lee, H. Lee, S. Rama, D. Brooks, and G. Wei. 2017. 14.3 A 28nm SoC with a 1.2GHz 568nJ\/prediction sparse deep-neural-network engine with gt;0.1 timing error rate tolerance for IoT applications. In 2017 IEEE International Solid-State Circuits Conference (ISSCC). 242--243."},{"volume-title":"2017 Symposium on VLSI Circuits. C268--C269","author":"Xi X.","key":"e_1_3_2_1_17_1","unstructured":"X. Xi , H. Zhuang , N. Sun , and M. Orshansky . 2017. Strong subthreshold current array PUF with 265challenge-response pairs resilient to machine learning attacks in 130nm CMOS . In 2017 Symposium on VLSI Circuits. C268--C269 . X. Xi, H. Zhuang, N. Sun, and M. Orshansky. 2017. Strong subthreshold current array PUF with 265challenge-response pairs resilient to machine learning attacks in 130nm CMOS. In 2017 Symposium on VLSI Circuits. C268--C269."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287696","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:05Z","timestamp":1750208885000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287696"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":16,"alternative-id":["10.1145\/3287624.3287696","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287696","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}