{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:20Z","timestamp":1761324200412,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP CRISP"],"award-info":[{"award-number":["JUMP CRISP"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1730158,1527034"],"award-info":[{"award-number":["1730158,1527034"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287711","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"591-596","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["GRAM"],"prefix":"10.1145","author":[{"given":"Minxuan","family":"Zhou","sequence":"first","affiliation":[{"name":"UC San Diego"}]},{"given":"Mohsen","family":"Imani","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Saransh","family":"Gupta","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Yeseong","family":"Kim","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[{"name":"UC San Diego"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.12"},{"key":"e_1_3_2_1_2_1","first-page":"19","volume-title":"FL","author":"Imani F.","year":"2018"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"T. J. Ham etal \"Graphicionado: A high-performance and energy-efficient accelerator for graph analytics \" in IEEE\/ACM Micro 2016.   T. J. Ham et al. \"Graphicionado: A high-performance and energy-efficient accelerator for graph analytics \" in IEEE\/ACM Micro 2016.","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218631"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal \"Rapidnn: In-memory deep neural network acceleration framework \" arXiv preprint arXiv.1806.05794 2018.  M. Imani et al. \"Rapidnn: In-memory deep neural network acceleration framework \" arXiv preprint arXiv.1806.05794 2018.","DOI":"10.1109\/ISQED.2018.8357318"},{"volume-title":"IEEE","year":"2017","author":"Imani M.","key":"e_1_3_2_1_6_1"},{"volume":"201","journal-title":"\"Nvquery: Efficient query processing in non-volatile memory,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Imani M.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"2017 IEEE\/ACM International Symposium on","author":"Imani M.","year":"2017"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"J. Borghetti etal \"'Memristive' switches enable 'stateful' logic operations via material implication \" Nature 2010.  J. Borghetti et al. \"'Memristive' switches enable 'stateful' logic operations via material implication \" Nature 2010.","DOI":"10.1038\/nature08940"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"S. Kvatinsky etal \"Memristor-based material implication (IMPLY) logic: design principles and methodologies \" TVLSI 2014.  S. Kvatinsky et al. \"Memristor-based material implication (IMPLY) logic: design principles and methodologies \" TVLSI 2014.","DOI":"10.1109\/TVLSI.2013.2282132"},{"volume-title":"IEEE Press","year":"2017","author":"Kim Y.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062337"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"L. Song etal \"Graphr: Accelerating graph processing using reram \" in IEEE HPCA 2018.  L. Song et al. \"Graphr: Accelerating graph processing using reram \" in IEEE HPCA 2018.","DOI":"10.1109\/HPCA.2018.00052"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y. Kim etal \"Image recognition accelerator design using in-memory processing \" IEEE Micro 2018.  Y. Kim et al. \"Image recognition accelerator design using in-memory processing \" IEEE Micro 2018.","DOI":"10.1109\/MM.2018.2889402"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"volume":"201","journal-title":"\"Vteam: A general model for voltage-controlled memristors,\" IEEE Transactions on Circuits and Systems II: Express Briefs","author":"Kvatinsky S.","key":"e_1_3_2_1_17_1"},{"volume":"201","journal-title":"\"Logic design within memristive memories using memristor-aided logic (magic),\" IEEE Transactions on Nanotechnology","author":"Talati N.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"A. Haj-Ali et al. \"Efficient algorithms for in-memory fixed point multiplication using magic \" in IEEE ISCAS 2018.  A. Haj-Ali et al. \"Efficient algorithms for in-memory fixed point multiplication using magic \" in IEEE ISCAS 2018.","DOI":"10.1109\/ISCAS.2018.8351561"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal \"Mpim: Multi-purpose in-memory processing using configurable resistive memory \" in IEEE ASP-DAC 2017.  M. Imani et al. \"Mpim: Multi-purpose in-memory processing using configurable resistive memory \" in IEEE ASP-DAC 2017.","DOI":"10.1109\/ASPDAC.2017.7858415"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"e_1_3_2_1_24_1","unstructured":"S. Beamer K. Asanovi\u0107 and D. Patterson \"The gap benchmark suite \" arXiv preprint arXiv:1508.03619 2015.  S. Beamer K. Asanovi\u0107 and D. Patterson \"The gap benchmark suite \" arXiv preprint arXiv:1508.03619 2015."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3108140"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_28_1","unstructured":"J. Leskovec and A. Krevl \"SNAP Datasets: Stanford large network dataset collection.\" http:\/\/snap.stanford.edu\/data June 2014.  J. Leskovec and A. Krevl \"SNAP Datasets: Stanford large network dataset collection.\" http:\/\/snap.stanford.edu\/data June 2014."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1963405.1963488"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/988672.988752"},{"key":"e_1_3_2_1_31_1","unstructured":"\"Graph500 benchmark.\" http:\/\/graph500.org\/.  \"Graph500 benchmark.\" http:\/\/graph500.org\/."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"C. Xu etal \"Overcoming the challenges of crossbar resistive memory architectures \" in IEEE HPCA 2015.  C. Xu et al. \"Overcoming the challenges of crossbar resistive memory architectures \" in IEEE HPCA 2015.","DOI":"10.1109\/HPCA.2015.7056056"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287711","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287711","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:53Z","timestamp":1750208273000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287711"}},"subtitle":["graph processing in a ReRAM-based computational memory"],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":32,"alternative-id":["10.1145\/3287624.3287711","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287711","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}