{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:32:27Z","timestamp":1772645547558,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["IITP-2018-2011-1-00783"],"award-info":[{"award-number":["IITP-2018-2011-1-00783"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Samsung Electronics"},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2016M3A7B4910249"],"award-info":[{"award-number":["2016M3A7B4910249"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10067764"],"award-info":[{"award-number":["10067764"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3287718","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"645-650","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["In-memory batch-normalization for resistive memory based binary neural network hardware"],"prefix":"10.1145","author":[{"given":"Hyungjun","family":"Kim","sequence":"first","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH), Cheongam-Ro, Nam-Gu, Pohang, Gyeongbuk, Korea"}]},{"given":"Yulhwa","family":"Kim","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH), Cheongam-Ro, Nam-Gu, Pohang, Gyeongbuk, Korea"}]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH), Cheongam-Ro, Nam-Gu, Pohang, Gyeongbuk, Korea"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"M. Courbariaux I. Hubara D. Soudry R. El-Yaniv and Y. Bengio. \"Binarized neural networks: Training deep neural networks with weights and activations constrained to+ 1 or-1 \" arXiv preprint arXiv:1602.02830 2016.  M. Courbariaux I. Hubara D. Soudry R. El-Yaniv and Y. Bengio. \"Binarized neural networks: Training deep neural networks with weights and activations constrained to+ 1 or-1 \" arXiv preprint arXiv:1602.02830 2016."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"M. Rastegari V. Ordonez and J. Redmon \"Xnor-net: Imagenet classification using binary convolutional neural networks \" ECCV 2016.  M. Rastegari V. Ordonez and J. Redmon \"Xnor-net: Imagenet classification using binary convolutional neural networks \" ECCV 2016.","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"L. Ni etal \"An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar \" ISLPED 2017.  L. Ni et al. \"An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar \" ISLPED 2017.","DOI":"10.1109\/ISLPED.2017.8009177"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2697910"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"X. Sun etal \"Fully parallel RRAM synaptic array for implementing binary neural network with (+ 1 - 1) weights and (+ 1 0) neurons \" ASP-DAC 2018.   X. Sun et al. \"Fully parallel RRAM synaptic array for implementing binary neural network with (+ 1 - 1) weights and (+ 1 0) neurons \" ASP-DAC 2018.","DOI":"10.1109\/ASPDAC.2018.8297384"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"X. Sun etal \"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks \" DATE 2018.  X. Sun et al. \"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks \" DATE 2018.","DOI":"10.23919\/DATE.2018.8342235"},{"key":"e_1_3_2_1_7_1","unstructured":"S. Ioffe and C. Szeged \"Batch normalization: Accelerating deep network training by reducing internal covariate shift \" ICML 2015.   S. Ioffe and C. Szeged \"Batch normalization: Accelerating deep network training by reducing internal covariate shift \" ICML 2015."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_9_1","unstructured":"Y. LeCun etal \"Learning algorithms for classification: A comparison on handwritten digit recognition \" Neural networks: the statistical mechanics perspective vol. 261 p. 276 1995.  Y. LeCun et al. \"Learning algorithms for classification: A comparison on handwritten digit recognition \" Neural networks: the statistical mechanics perspective vol. 261 p. 276 1995."},{"key":"e_1_3_2_1_10_1","unstructured":"K. Simonyan and A. Zisserman \"Very deep convolutional networks for large-scale image recognition \" arXiv preprint arXiv:1409.1556 2014.  K. Simonyan and A. Zisserman \"Very deep convolutional networks for large-scale image recognition \" arXiv preprint arXiv:1409.1556 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"issue":"4","key":"e_1_3_2_1_12_1","first-page":"7","article-title":"Learning multiple layers of features from tiny images","volume":"1","author":"Krizhevsky A.","year":"2009","journal-title":"Technical report, University of Toronto"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_14_1","article-title":"Simulation and Analysis of Sense Amplifier in Submicron Technology","volume":"2","author":"Gupta S.","year":"2014","journal-title":"International Journal of Engineering and Technical Research (IJETR)"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"T. Tang L. Xia B. Li Y. Wang and H. Yang \"Binary convolutional neural network on RRAM \" ASP-DAC 2017  T. Tang L. Xia B. Li Y. Wang and H. Yang \"Binary convolutional neural network on RRAM \" ASP-DAC 2017","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"H. Huang J. Heilmeyer M. Grzing and M. Berroth \"An 8-bit 100-GS\/s distributed DAC in 28-nm CMOS \" RF-IC Symp. 2014  H. Huang J. Heilmeyer M. Grzing and M. Berroth \"An 8-bit 100-GS\/s distributed DAC in 28-nm CMOS \" RF-IC Symp. 2014","DOI":"10.1109\/RFIC.2014.6851659"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"]},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287718","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3287718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:54Z","timestamp":1750208274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3287718"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":16,"alternative-id":["10.1145\/3287624.3287718","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3287718","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}