{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:04:33Z","timestamp":1761663873632,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3288738","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"82-89","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Integrated flow for reverse engineering of nanoscale technologies"],"prefix":"10.1145","author":[{"given":"Bernhard","family":"Lippmann","sequence":"first","affiliation":[{"name":"Infineon Technolgies, Neubiberg, Germany"}]},{"given":"Michael","family":"Werner","sequence":"additional","affiliation":[{"name":"Infineon Technolgies, Neubiberg, Germany"}]},{"given":"Niklas","family":"Unverricht","sequence":"additional","affiliation":[{"name":"Infineon Technolgies, Neubiberg, Germany"}]},{"given":"Aayush","family":"Singla","sequence":"additional","affiliation":[{"name":"Infineon Technolgies, Neubiberg, Germany"}]},{"given":"Peter","family":"Egger","sequence":"additional","affiliation":[{"name":"Infineon Technolgies, Neubiberg, Germany"}]},{"given":"Anja","family":"D\u00fcbotzky","sequence":"additional","affiliation":[{"name":"Infineon Technolgies, Neubiberg, Germany"}]},{"given":"Horst","family":"Gieser","sequence":"additional","affiliation":[{"name":"Fraunhofer EMFT, M\u00fcnchen, Germany"}]},{"given":"Martin","family":"Rasche","sequence":"additional","affiliation":[{"name":"Raith GmbH, Dortmund, Germany"}]},{"given":"Oliver","family":"Kellermann","sequence":"additional","affiliation":[{"name":"Raith GmbH, Dortmund, Germany"}]},{"given":"Helmut","family":"Graeb","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High-Resolution SEM Imaging. Retrieved","author":"Brantner Christine A.","year":"2016","unstructured":"Christine A. Brantner , Martin Rasche , Kevin E. Burcham , Joseph Klingfus , Joel Fridmann , Jason E. Sanabia , Can E. Korman , and Anastas Popratiloff . 2016 . A Reverse Engineering Approach for Imaging Neuronal Architecture - Large-Area , High-Resolution SEM Imaging. Retrieved October 22, 2018 from https:\/\/www.cambridge.org\/core\/services\/aop-cambridge-core\/content\/view\/D2B466671A2F495C692971C1CEEEFA06\/S1551929516000730a.pdf\/reverse_engineering_approach_for_imaging_neuronal_architecture_largearea_highresolution_sem_imaging.pdf Christine A. Brantner, Martin Rasche, Kevin E. Burcham, Joseph Klingfus, Joel Fridmann, Jason E. Sanabia, Can E. Korman, and Anastas Popratiloff. 2016. A Reverse Engineering Approach for Imaging Neuronal Architecture - Large-Area, High-Resolution SEM Imaging. Retrieved October 22, 2018 from https:\/\/www.cambridge.org\/core\/services\/aop-cambridge-core\/content\/view\/D2B466671A2F495C692971C1CEEEFA06\/S1551929516000730a.pdf\/reverse_engineering_approach_for_imaging_neuronal_architecture_largearea_highresolution_sem_imaging.pdf"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"K. Briechle and U. Hanebeck. 2001. Template Matching using Fast Normalized Cross Correlation. na  K. Briechle and U. Hanebeck. 2001. Template Matching using Fast Normalized Cross Correlation. na","DOI":"10.1117\/12.421129"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.765201"},{"key":"e_1_3_2_1_4_1","unstructured":"Michael Eick. 2013. Structure and Signal Path Analysis for Analog and Digital Circuits. https:\/\/mediatum.ub.tum.de\/doc\/1128811\/1128811.pdf  Michael Eick. 2013. Structure and Signal Path Analysis for Analog and Digital Circuits. https:\/\/mediatum.ub.tum.de\/doc\/1128811\/1128811.pdf"},{"volume-title":"2017 IEEE 2nd International Verification and Security Workshop (IVSW). 88--94","author":"Fyrbiak M.","key":"e_1_3_2_1_5_1","unstructured":"M. Fyrbiak , S. Strau\u00df , C. Kison , S. Wallat , M. Elson , N. Rummel , and C. Paar . 2017. Hardware reverse engineering: Overview and open challenges . In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). 88--94 . M. Fyrbiak, S. Strau\u00df, C. Kison, S. Wallat, M. Elson, N. Rummel, and C. Paar. 2017. Hardware reverse engineering: Overview and open challenges. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). 88--94."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"W. Li Z. Wasson and S. A. Seshia. 2012. Reverse engineering circuits using behavioral pattern mining. 83--88 pages.  W. Li Z. Wasson and S. A. Seshia. 2012. Reverse engineering circuits using behavioral pattern mining. 83--88 pages.","DOI":"10.1109\/HST.2012.6224325"},{"key":"e_1_3_2_1_7_1","volume-title":"R.","author":"Dura R.","year":"2018","unstructured":"Dura R. Pallares J. et al. Quijada , R. 2018 . Large-Area Automated Layout Extraction Methodology for Full-IC Reverse Engineering. In J Hardw Syst Secur (2018) Springer International Publishing . Dura R. Pallares J. et al. Quijada, R. 2018. Large-Area Automated Layout Extraction Methodology for Full-IC Reverse Engineering. In J Hardw Syst Secur (2018) Springer International Publishing."},{"volume-title":"11th International Multi-Conference on Systems, Signals Devices (SSD14)","author":"Quijada R.","key":"e_1_3_2_1_8_1","unstructured":"R. Quijada , A. Ravent\u00f3s , F. Tarr\u00e9s , R. Dur\u00e0 , and S. Hidalgo . 2014. The use of digital image processing for IC reverse engineering. In 2014 IEEE 11th International Multi-Conference on Systems, Signals Devices (SSD14) . 1--4. R. Quijada, A. Ravent\u00f3s, F. Tarr\u00e9s, R. Dur\u00e0, and S. Hidalgo. 2014. The use of digital image processing for IC reverse engineering. In 2014 IEEE 11th International Multi-Conference on Systems, Signals Devices (SSD14). 1--4."},{"key":"e_1_3_2_1_9_1","volume-title":"Thet Khaing Phone, and Chan Wai Ting","author":"Shi Y.","year":"2012","unstructured":"Y. Shi , B. H. Gwee , Ye Ren , Thet Khaing Phone, and Chan Wai Ting . 2012 . Extracting functional modules from flattened gate-level netlist., 538--543 pages. Y. Shi, B. H. Gwee, Ye Ren, Thet Khaing Phone, and Chan Wai Ting. 2012. Extracting functional modules from flattened gate-level netlist., 538--543 pages."},{"key":"e_1_3_2_1_10_1","volume-title":"A. Tiwari, N. Shankar, S.A. Seshia, and S. Malik.","author":"Subramanyan P.","year":"2014","unstructured":"P. Subramanyan , N. Tsiskaridze , Wenchao Li , A. Gascon , Wei Yang Tan , A. Tiwari, N. Shankar, S.A. Seshia, and S. Malik. 2014 . Reverse Engineering Digital Circuits Using Structural and Functional Analyses ., 63--80 pages. P. Subramanyan, N. Tsiskaridze, Wenchao Li, A. Gascon, Wei Yang Tan, A. Tiwari, N. Shankar, S.A. Seshia, and S. Malik. 2014. Reverse Engineering Digital Circuits Using Structural and Functional Analyses., 63--80 pages."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"volume-title":"Handbook of Charged Particle Optics (2nd. ed.)","author":"Vogel Manuel","key":"e_1_3_2_1_12_1","unstructured":"Manuel Vogel . 2010. Handbook of Charged Particle Optics (2nd. ed.) . Vol. 51 . Contemporary Physics . Manuel Vogel. 2010. Handbook of Charged Particle Optics (2nd. ed.). Vol. 51. Contemporary Physics."},{"volume-title":"2018 IEEE 3rd International Verification and Security Workshop (IVSW). 13--18","author":"Werner M.","key":"e_1_3_2_1_13_1","unstructured":"M. Werner , B. Lippmann , J. Baehr , and H. Gr\u00e4b . 2018. Reverse Engineering of Cryptographic Cores by Structural Interpretation Through Graph Analysis . In 2018 IEEE 3rd International Verification and Security Workshop (IVSW). 13--18 . M. Werner, B. Lippmann, J. Baehr, and H. Gr\u00e4b. 2018. Reverse Engineering of Cryptographic Cores by Structural Interpretation Through Graph Analysis. In 2018 IEEE 3rd International Verification and Security Workshop (IVSW). 13--18."},{"key":"e_1_3_2_1_14_1","unstructured":"J.L. White M.J. Chung A.S. Wojcik and T.E. Doom. 2001. Efficient algorithms for subcircuit enumeration and classification for the module identification problem. 519--522 pages.  J.L. White M.J. Chung A.S. Wojcik and T.E. Doom. 2001. Efficient algorithms for subcircuit enumeration and classification for the module identification problem. 519--522 pages."},{"volume-title":"Proceedings of the 12th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2005. IPFA 2005. 294--297","author":"Yao H. P.","key":"e_1_3_2_1_15_1","unstructured":"H. P. Yao , Qi Zhong , Vic Ku , C. K. Lo , Y. R. Wu , and Y. F. Hsieh . 2005. Circuitry analyses by using high quality image acquisition and multi-layer image merge technique . In Proceedings of the 12th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2005. IPFA 2005. 294--297 . H. P. Yao, Qi Zhong, Vic Ku, C. K. Lo, Y. R. Wu, and Y. F. Hsieh. 2005. Circuitry analyses by using high quality image acquisition and multi-layer image merge technique. In Proceedings of the 12th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2005. IPFA 2005. 294--297."}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"location":"Tokyo Japan","acronym":"ASPDAC '19"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3288738","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3288738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:54Z","timestamp":1750208274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3288738"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":15,"alternative-id":["10.1145\/3287624.3288738","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3288738","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}