{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T17:03:04Z","timestamp":1774890184996,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key R&D Program of China","award":["2017YFA0207600"],"award-info":[{"award-number":["2017YFA0207600"]}]},{"name":"NSFC","award":["61622403"],"award-info":[{"award-number":["61622403"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3288743","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"216-223","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Fault tolerance in neuromorphic computing systems"],"prefix":"10.1145","author":[{"given":"Mengyun","family":"Liu","sequence":"first","affiliation":[{"name":"Duke University"}]},{"given":"Lixue","family":"Xia","sequence":"additional","affiliation":[{"name":"Alibaba Group"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_3_2_1_8_1","volume-title":"General SPICE models for memristor and application to circuit simulation of memristor-based synapses and memory cells. Journal of Circuits, Systems, and Computers, 19:407--424","author":"Sharif Mohammad Javad","year":"2010","unstructured":"Mohammad Javad Sharif General SPICE models for memristor and application to circuit simulation of memristor-based synapses and memory cells. Journal of Circuits, Systems, and Computers, 19:407--424 , 2010 . Mohammad Javad Sharif et al. General SPICE models for memristor and application to circuit simulation of memristor-based synapses and memory cells. Journal of Circuits, Systems, and Computers, 19:407--424, 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254023"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn202983n"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2109033"},{"key":"e_1_3_2_1_12_1","first-page":"3042","volume-title":"International Joint Conference on","author":"Cory","year":"2011","unstructured":"Cory E Merkel et al. Reconfigurable n-level memristor memory design. In Neural Networks (IJCNN) , International Joint Conference on , pages 3042 -- 3048 . IEEE, 2011 . Cory E Merkel et al. Reconfigurable n-level memristor memory design. In Neural Networks (IJCNN), International Joint Conference on, pages 3042--3048. IEEE, 2011."},{"key":"e_1_3_2_1_13_1","volume-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding. arXiv preprint arXiv:1510.00149","author":"Song Han","year":"2015","unstructured":"Song Han et al. Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding. arXiv preprint arXiv:1510.00149 , 2015 . Song Han et al. Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding. arXiv preprint arXiv:1510.00149, 2015."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/72.165600"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"e_1_3_2_1_16_1","first-page":"19","volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe","author":"Lerong","year":"2017","unstructured":"Lerong Chen et al. Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar . In Proceedings of the Conference on Design, Automation & Test in Europe , pages 19 -- 24 . European Design and Automation Association , 2017 . Lerong Chen et al. Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar. In Proceedings of the Conference on Design, Automation & Test in Europe, pages 19--24. European Design and Automation Association, 2017."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898101"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"e_1_3_2_1_20_1","volume-title":"HPCA","author":"Linghao","year":"2017","unstructured":"Linghao Song et al. Pipelayer: A pipelined ReRAM-based accelerator for deep learning . HPCA , 2017 . Linghao Song et al. Pipelayer: A pipelined ReRAM-based accelerator for deep learning. HPCA, 2017."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"},{"key":"e_1_3_2_1_22_1","first-page":"794","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Wenqin","year":"2017","unstructured":"Wenqin Huangfu et al. Computation-oriented fault-tolerance schemes for RRAM computing systems . In Asia and South Pacific Design Automation Conference (ASP-DAC) , pages 794 -- 799 . IEEE, 2017 . Wenqin Huangfu et al. Computation-oriented fault-tolerance schemes for RRAM computing systems. In Asia and South Pacific Design Automation Conference (ASP-DAC), pages 794--799. IEEE, 2017."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1557\/adv.2016.377"},{"key":"e_1_3_2_1_24_1","first-page":"407","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Jilan","year":"2018","unstructured":"Jilan Lin et al. Rescuing memristor-based computing with non-linear resistance levels. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , pages 407 -- 412 . IEEE, 2018 . Jilan Lin et al. Rescuing memristor-based computing with non-linear resistance levels. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 407--412. IEEE, 2018."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394434"},{"key":"e_1_3_2_1_27_1","first-page":"1","volume-title":"IEEE International Test Conference (ITC)","author":"Mengyun","year":"2018","unstructured":"Mengyun Liu et al. Fault tolerance for rram-based matrix operations . In IEEE International Test Conference (ITC) , pages 1 -- 10 , 2018 . Mengyun Liu et al. Fault tolerance for rram-based matrix operations. In IEEE International Test Conference (ITC), pages 1--10, 2018."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"e_1_3_2_1_29_1","first-page":"1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE)","author":"Boxun","year":"2014","unstructured":"Boxun Li et al. ICE: inline calibration for memristor crossbar-based computing engine. In Design , Automation and Test in Europe Conference and Exhibition (DATE) , pages 1 -- 4 . IEEE, 2014 . Boxun Li et al. ICE: inline calibration for memristor crossbar-based computing engine. In Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 1--4. IEEE, 2014."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1149\/2.0061508ssl"},{"key":"e_1_3_2_1_31_1","volume-title":"Sparse communication for distributed gradient descent. arXiv preprint arXiv:1704.05021","author":"Aji Alham Fikri","year":"2017","unstructured":"Alham Fikri Aji Sparse communication for distributed gradient descent. arXiv preprint arXiv:1704.05021 , 2017 . Alham Fikri Aji et al. Sparse communication for distributed gradient descent. arXiv preprint arXiv:1704.05021, 2017."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196071"},{"key":"e_1_3_2_1_33_1","article-title":"Stuck-at fault tolerance in RRAM computing systems","author":"Lixue Xia","year":"2017","unstructured":"Lixue Xia et al . Stuck-at fault tolerance in RRAM computing systems . IEEE Journal on Emerging and Selected Topics in Circuits and Systems , 2017 . Lixue Xia et al. Stuck-at fault tolerance in RRAM computing systems. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2017.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062310"},{"key":"e_1_3_2_1_35_1","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","author":"Lixue Xia","year":"2017","unstructured":"Lixue Xia et al . MNSIM: Simulation platform for memristor-based neuromorphic computing system . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2017 . Lixue Xia et al. MNSIM: Simulation platform for memristor-based neuromorphic computing system. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"]},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3288743","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3288743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:54Z","timestamp":1750208274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3288743"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":35,"alternative-id":["10.1145\/3287624.3288743","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3288743","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}