{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T17:58:16Z","timestamp":1758477496532,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,21]]},"DOI":"10.1145\/3287624.3288755","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:45:18Z","timestamp":1547847918000},"page":"719-726","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Runtime reconfigurable memory hierarchy in embedded scalable platforms"],"prefix":"10.1145","author":[{"given":"Davide","family":"Giri","sequence":"first","affiliation":[{"name":"Columbia University"}]},{"given":"Paolo","family":"Mantovani","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[{"name":"Columbia University"}]}],"member":"320","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISCA.2018.00031"},{"unstructured":"Mobileye (an Intel Company). 2018. Towards Autonomous Driving. <scp>url<\/scp>: https:\/\/s21.q4cdn.com\/600692695\/files\/doc_presentations\/2018\/CES-2018-final-MBLY.pdf. CES.  Mobileye (an Intel Company). 2018. Towards Autonomous Driving. <scp>url<\/scp>: https:\/\/s21.q4cdn.com\/600692695\/files\/doc_presentations\/2018\/CES-2018-final-MBLY.pdf. CES.","key":"e_1_3_2_1_2_1"},{"unstructured":"ARM 2017. AMBA AXI and ACE Protocol Specification. ARM.  ARM 2017. AMBA AXI and ACE Protocol Specification. ARM.","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/2872362.2872414"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/2.976921"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1147\/JRD.2013.2280090"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/JPROC.2015.2480849"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2897937.2905018"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/ICCD.2013.6657039"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/2593069.2596667"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2744769.2744794"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/HOTCHIPS.2014.7478809"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1147\/JRD.2009.2036980"},{"volume-title":"An Open-Source VHDL IP Library with Plug & Play Configuration. Building the Information Society","year":"2004","unstructured":"Jiri Gaisler. 2004. An Open-Source VHDL IP Library with Plug & Play Configuration. Building the Information Society ( 2004 ). Jiri Gaisler. 2004. An Open-Source VHDL IP Library with Plug & Play Configuration. Building the Information Society (2004).","key":"e_1_3_2_1_14_1"},{"doi-asserted-by":"crossref","unstructured":"D. Giri P. Mantovani and L. P. Carloni. 2018. Accelerators & Coherence: An SoC Perspective. IEEE Micro (2018).  D. Giri P. Mantovani and L. P. Carloni. 2018. Accelerators & Coherence: An SoC Perspective. IEEE Micro (2018).","key":"e_1_3_2_1_15_1","DOI":"10.1109\/MM.2018.2877288"},{"volume-title":"Proc. of NOCS.","author":"Giri D.","unstructured":"D. Giri , P. Mantovani , and L. P. Carloni . 2018. NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators . In Proc. of NOCS. D. Giri, P. Mantovani, and L. P. Carloni. 2018. NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators. In Proc. of NOCS.","key":"e_1_3_2_1_16_1"},{"unstructured":"John Goodacre. 2008. The Effect and Technique of System Coherence in ARM Multicore Technology. MPSoC.  John Goodacre. 2008. The Effect and Technique of System Coherence in ARM Multicore Technology. MPSoC.","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/HPCA.2017.19"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2749469.2750421"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/2086696.2086727"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/2897937.2897984"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/2968455.2968509"},{"volume-title":"Proc. of ASPDAC.","author":"Mantovani P.","unstructured":"P. Mantovani , G. Di Guglielmo , and L. P. Carloni . 2016. High-level Synthesis of Accelerators in Embedded Scalable Platforms . In Proc. of ASPDAC. P. Mantovani, G. Di Guglielmo, and L. P. Carloni. 2016. High-level Synthesis of Accelerators in Embedded Scalable Platforms. In Proc. of ASPDAC.","key":"e_1_3_2_1_23_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/2435264.2435266"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/TC.2005.134"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.5555\/3195638.3195697"},{"doi-asserted-by":"crossref","unstructured":"Y. Shao and D. Brooks. 2015. Research Infrastructures for Hardware Accelerators. Morgan & Claypool.  Y. Shao and D. Brooks. 2015. Research Infrastructures for Hardware Accelerators. Morgan & Claypool.","key":"e_1_3_2_1_27_1","DOI":"10.1007\/978-3-031-01750-6"},{"doi-asserted-by":"crossref","unstructured":"D. Sorin etal 2011. A Primer on Memory Consistency and Cache Coherence. Morgan & Claypool.   D. Sorin et al. 2011. A Primer on Memory Consistency and Cache Coherence. Morgan & Claypool.","key":"e_1_3_2_1_28_1","DOI":"10.1007\/978-3-031-01733-9"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1109\/HOTCHIPS.2013.7478303"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1147\/JRD.2014.2380198"},{"volume-title":"Adaptable Intelligence: The Next Computing Era. Keynote at the 30th Hot Chips Symposium.","year":"2018","unstructured":"Xilinx. 2018 . Adaptable Intelligence: The Next Computing Era. Keynote at the 30th Hot Chips Symposium. Xilinx. 2018. Adaptable Intelligence: The Next Computing Era. Keynote at the 30th Hot Chips Symposium.","key":"e_1_3_2_1_31_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society","IEEE CAS","IEEE CEDA","IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology"],"acronym":"ASPDAC '19","name":"ASPDAC '19: 24th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan"},"container-title":["Proceedings of the 24th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3288755","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3287624.3288755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:54Z","timestamp":1750208274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3287624.3288755"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":31,"alternative-id":["10.1145\/3287624.3288755","10.1145\/3287624"],"URL":"https:\/\/doi.org\/10.1145\/3287624.3288755","relation":{},"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"2019-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}