{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:19:04Z","timestamp":1767183544305,"version":"3.41.0"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T00:00:00Z","timestamp":1556496000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"EU COST Action","award":["IC1405"],"award-info":[{"award-number":["IC1405"]}]},{"name":"NYU\/NYU-AD CCS"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2019,7,31]]},"abstract":"<jats:p>Reversible circuits employ a computational paradigm that is beneficial for several applications, including the design of encoding and decoding devices, low-power design, and emerging applications in<jats:italic>quantum computation<\/jats:italic>. However, similarly to conventional logic, reversible circuits are expected to be subject to<jats:italic>Intellectual Property<\/jats:italic>\/<jats:italic>Integrated Circuit piracy<\/jats:italic>. To counteract such attacks, an understanding of how to identify the target function from a reversible circuit is a crucial first step. In contrast to conventional logic, the target function is (implicitly or explicitly) embedded into the reversible circuit. Numerous synthesis approaches have been proposed for this embedding task. To recover the target function embedded in a reversible circuit, one needs to know what synthesis approach has been used to embed the circuit.<\/jats:p><jats:p>We propose a machine-learning-based scheme to determine the used reversible synthesis approach based on the telltale signs it leaves in the synthesized reversible circuit. We study the impact of optimizing the synthesis approaches on the telltale signs that they leave. Our analysis shows that the synthesis approaches can be determined in the vast majority of cases even if optimized versions of the synthesis approaches are used.<\/jats:p>","DOI":"10.1145\/3289392","type":"journal-article","created":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T12:12:23Z","timestamp":1556626343000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Identification of Synthesis Approaches for IP\/IC Piracy of Reversible Circuits"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8107-3644","authenticated-orcid":false,"given":"Samah Mohamed","family":"Saeed","sequence":"first","affiliation":[{"name":"City College of New York, City University of New York, New York, NY"}]},{"given":"Nithin","family":"Mahendran","sequence":"additional","affiliation":[{"name":"University of Washington, Tacoma, WA"}]},{"given":"Alwin","family":"Zulehner","sequence":"additional","affiliation":[{"name":"Johannes Kepler University Linz, Linz, Austria"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Johannes Kepler University Linz, Linz, Austria"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"New York University"}]}],"member":"320","published-online":{"date-parts":[[2019,4,29]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"M. P. Frank and M. Ottavi. 2019. Special issue: Design of reversible computing systems. In IEEE Transactions on Emerging Topics in Computing. M. P. Frank and M. Ottavi. 2019. Special issue: Design of reversible computing systems. In IEEE Transactions on Emerging Topics in Computing."},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition. 175--180","author":"Amaru L.","key":"e_1_2_1_2_1","unstructured":"L. Amaru , P. E. Gaillardon , R. Wille , and G. De Micheli . 2016. Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking . In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 175--180 . L. Amaru, P. E. Gaillardon, R. Wille, and G. De Micheli. 2016. Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking. In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 175--180."},{"volume-title":"Proceedings of the Workshop on Physics and Computation. 111--118","author":"Athas W. C.","key":"e_1_2_1_3_1","unstructured":"W. C. Athas and L. J. Svensson . 1994. Reversible logic issues in adiabatic CMOS . In Proceedings of the Workshop on Physics and Computation. 111--118 . W. C. Athas and L. J. Svensson. 1994. Reversible logic issues in adiabatic CMOS. In Proceedings of the Workshop on Physics and Computation. 111--118."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_2_1_7_1","unstructured":"L. W. Chow J. P. Baukus B. J. Wang and R. P. Cocchi. 2012. Camouflaging a standard cell based integrated circuit. Google Patents. L. W. Chow J. P. Baukus B. J. Wang and R. P. Cocchi. 2012. Camouflaging a standard cell based integrated circuit. Google Patents."},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"N. Cristianini and J. Shawe-Taylor. 2000. An Introduction to Support Vector Machines: And Other Kernel-based Learning Methods. Cambridge University Press. N. Cristianini and J. Shawe-Taylor. 2000. An Introduction to Support Vector Machines: And Other Kernel-based Learning Methods. Cambridge University Press.","DOI":"10.1017\/CBO9780511801389"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1364\/OL.12.000542"},{"key":"e_1_2_1_10_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-40578-0","volume-title":"In Proceedings of the 8th International Conference on Reversible Computation (RC\u201916)","volume":"9720","author":"Devitt S. J.","year":"2016","unstructured":"S. J. Devitt and I. Lanese ( Eds .). 2016 . In Proceedings of the 8th International Conference on Reversible Computation (RC\u201916) . Lecture Notes in Computer Science , Vol. 9720 . Springer. S. J. Devitt and I. Lanese (Eds.). 2016. In Proceedings of the 8th International Conference on Reversible Computation (RC\u201916). Lecture Notes in Computer Science, Vol. 9720. Springer."},{"volume-title":"Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. 206--209","author":"Fazel K.","key":"e_1_2_1_11_1","unstructured":"K. Fazel , M. A. Thornton , and J. E. Rice . 2007. ESOP-based Toffoli gate cascade generation . In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. 206--209 . K. Fazel, M. A. Thornton, and J. E. Rice. 2007. ESOP-based Toffoli gate cascade generation. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. 206--209."},{"key":"e_1_2_1_12_1","volume-title":"The future of computing depends on making it reversible","author":"Frank M. P.","year":"2017","unstructured":"M. P. Frank . 2017. The future of computing depends on making it reversible . IEEE Spectrum ( 2017 ). M. P. Frank. 2017. The future of computing depends on making it reversible. IEEE Spectrum (2017)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815867"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of international conference on document analysis and recognition. In Proceedings of the International Conference on Document Analysis and Recognition (ICDAR\u201995)","volume":"1","author":"Ho T. K.","year":"1995","unstructured":"T. K. Ho . 1995 . Proceedings of international conference on document analysis and recognition. In Proceedings of the International Conference on Document Analysis and Recognition (ICDAR\u201995) , Vol. 1 . 278--282. T. K. Ho. 1995. Proceedings of international conference on document analysis and recognition. In Proceedings of the International Conference on Document Analysis and Recognition (ICDAR\u201995), Vol. 1. 278--282."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1039\/C7ME00021A"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"e_1_2_1_19_1","unstructured":"M. El Massad J. Zhang S. Garg and M. V. Tripunitara. 2017. Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism. In arXiv:1703.10187. M. El Massad J. Zhang S. Garg and M. V. Tripunitara. 2017. Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism. In arXiv:1703.10187."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"e_1_2_1_21_1","unstructured":"M. Nielsen and I. Chuang. 2000. Quantum Computation and Quantum Information. Cambridge University Press. M. Nielsen and I. Chuang. 2000. Quantum Computation and Quantum Information. Cambridge University Press."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459034"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1628506"},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-59936-6","volume-title":"In Proceedings of the 9th International Conference on Reversible Computation (RC\u201917)","volume":"10301","author":"Phillips I.","year":"2017","unstructured":"I. Phillips and H. Rahaman ( Eds .). 2017 . In Proceedings of the 9th International Conference on Reversible Computation (RC\u201917) . Lecture Notes in Computer Science , Vol. 10301 . Springer. I. Phillips and H. Rahaman (Eds.). 2017. In Proceedings of the 9th International Conference on Reversible Computation (RC\u201917). Lecture Notes in Computer Science, Vol. 10301. Springer."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022643204877"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition. 1259--1264","author":"Rajendran J.","key":"e_1_2_1_27_1","unstructured":"J. Rajendran , O. Sinanoglu , and R. Karri . 2013. Is split manufacturing secure? In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 1259--1264 . J. Rajendran, O. Sinanoglu, and R. Karri. 2013. Is split manufacturing secure? In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 1259--1264."},{"volume-title":"Proceedings of the IEEE International Test Conference. 1--4.","author":"Rajendran J.","key":"e_1_2_1_28_1","unstructured":"J. Rajendran , O. Sinanoglu , and R. Karri . 2013. VLSI testing based security metric for IC camouflaging . In Proceedings of the IEEE International Test Conference. 1--4. J. Rajendran, O. Sinanoglu, and R. Karri. 2013. VLSI testing based security metric for IC camouflaging. In Proceedings of the IEEE International Test Conference. 1--4."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"volume-title":"Proceedings of the International Conference on Mixed Design of Integrated Circuits and Systems.","author":"Rauchenecker A.","key":"e_1_2_1_30_1","unstructured":"A. Rauchenecker , T. Ostermann , and R. Wille . 2017. Exploiting reversible logic design for implementing adiabatic circuit . In Proceedings of the International Conference on Mixed Design of Integrated Circuits and Systems. A. Rauchenecker, T. Ostermann, and R. Wille. 2017. Exploiting reversible logic design for implementing adiabatic circuit. In Proceedings of the International Conference on Mixed Design of Integrated Circuits and Systems."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_2_1_32_1","unstructured":"S. M. Saeed X. Cui R. Wille A. Zulehner K. Wu R. Drechsler and R. Karri. 2017. Towards reverse engineering reversible logic. CoRR abs\/1704.08397 (2017). S. M. Saeed X. Cui R. Wille A. Zulehner K. Wu R. Drechsler and R. Karri. 2017. Towards reverse engineering reversible logic. CoRR abs\/1704.08397 (2017)."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240817"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design. 537--540","author":"Saeed S. M.","key":"e_1_2_1_34_1","unstructured":"S. M. Saeed , N. Mahendran , A. Zulehner , R. Wille , and R. Karri . 2017. Identifying reversible circuit synthesis approaches to enable IP piracy attacks . In Proceedings of the IEEE International Conference on Computer Design. 537--540 . S. M. Saeed, N. Mahendran, A. Zulehner, R. Wille, and R. Karri. 2017. Identifying reversible circuit synthesis approaches to enable IP piracy attacks. In Proceedings of the IEEE International Conference on Computer Design. 537--540."},{"volume-title":"Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. IEEE, 715--719","author":"Sanaee Y.","key":"e_1_2_1_35_1","unstructured":"Y. Sanaee and G. W. Dueck . 2009. Generating Toffoli networks from ESOP expressions . In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. IEEE, 715--719 . Y. Sanaee and G. W. Dueck. 2009. Generating Toffoli networks from ESOP expressions. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. IEEE, 715--719."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795293172"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 2290--2293","author":"Soeken M.","key":"e_1_2_1_37_1","unstructured":"M. Soeken , G. W. Dueck , M. M. Rahman , and D. M. Miller . 2016. An extension of transformation-based reversible and quantum circuit synthesis . In Proceedings of the IEEE International Symposium on Circuits and Systems. 2290--2293 . M. Soeken, G. W. Dueck, M. M. Rahman, and D. M. Miller. 2016. An extension of transformation-based reversible and quantum circuit synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2290--2293."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 85--92","author":"Soeken M.","key":"e_1_2_1_38_1","unstructured":"M. Soeken , R. Wille , C. Hilken , N. Przigoda , and R. Drechsler . 2012. Synthesis of reversible circuits with minimal lines for large functions . In Proceedings of the Asia and South Pacific Design Automation Conference. 85--92 . M. Soeken, R. Wille, C. Hilken, N. Przigoda, and R. Drechsler. 2012. Synthesis of reversible circuits with minimal lines for large functions. In Proceedings of the Asia and South Pacific Design Automation Conference. 85--92."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2010.02.006"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201912)","author":"Wille R.","key":"e_1_2_1_41_1","unstructured":"R. Wille , R. Drechsler , C. Osewold , and A. Garc\u00eda Ortiz . 2012. Automatic design of low-power encoders using reversible circuit synthesis . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201912) . 1036--1041. R. Wille, R. Drechsler, C. Osewold, and A. Garc\u00eda Ortiz. 2012. Automatic design of low-power encoders using reversible circuit synthesis. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201912). 1036--1041."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201916)","author":"Wille R.","key":"e_1_2_1_43_1","unstructured":"R. Wille , O. Keszocze , S. Hillmich , M. Walter , and A. Garc\u00eda Ortiz . 2016. Synthesis of approximate coders for on-chip interconnects using reversible logic . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201916) . 1140--1143. R. Wille, O. Keszocze, S. Hillmich, M. Walter, and A. Garc\u00eda Ortiz. 2016. Synthesis of approximate coders for on-chip interconnects using reversible logic. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201916). 1140--1143."},{"key":"e_1_2_1_44_1","unstructured":"B. Wire. 2014. Research and markets: Outsourced semiconductor assembly and test market (OSAT) trends. Retrieved from http:\/\/www.businesswire.com\/news\/home\/20140324005628\/en\/Research-Markets-Outsourced-Semiconductor-Assembly-Test-Market. B. Wire. 2014. Research and markets: Outsourced semiconductor assembly and test market (OSAT) trends. Retrieved from http:\/\/www.businesswire.com\/news\/home\/20140324005628\/en\/Research-Markets-Outsourced-Semiconductor-Assembly-Test-Market."},{"key":"e_1_2_1_45_1","unstructured":"W. Wustmann and K. Osborn. 2017. Reversible fluxon logic: Topological particles allow gates beyond the standard adiabatic limit. In arXiv:1711.04339. W. Wustmann and K. Osborn. 2017. Reversible fluxon logic: Topological particles allow gates beyond the standard adiabatic limit. In arXiv:1711.04339."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference Exhibition. 139--144","author":"Yasin M.","key":"e_1_2_1_47_1","unstructured":"M. Yasin , S. M. Saeed , J. Rajendran , and O. Sinanoglu . 2016. Activation of logic encrypted chips: Pre-test or post-test? In Proceedings of the Design, Automation and Test in Europe Conference Exhibition. 139--144 . M. Yasin, S. M. Saeed, J. Rajendran, and O. Sinanoglu. 2016. Activation of logic encrypted chips: Pre-test or post-test? In Proceedings of the Design, Automation and Test in Europe Conference Exhibition. 139--144."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287673"},{"volume-title":"Proceedings of the International Conference on Reversible Computation. Springer, 232--247","author":"Zulehner A.","key":"e_1_2_1_49_1","unstructured":"A. Zulehner and R. Wille . 2017. Improving synthesis of reversible circuits: Exploiting redundancies in paths and nodes of QMDDs . In Proceedings of the International Conference on Reversible Computation. Springer, 232--247 . A. Zulehner and R. Wille. 2017. Improving synthesis of reversible circuits: Exploiting redundancies in paths and nodes of QMDDs. In Proceedings of the International Conference on Reversible Computation. Springer, 232--247."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference Exhibition.","author":"Zulehner A.","key":"e_1_2_1_50_1","unstructured":"A. Zulehner and R. Wille . 2017. Make it reversible: Efficient embedding of non-reversible functions . In Proceedings of the Design, Automation and Test in Europe Conference Exhibition. A. Zulehner and R. Wille. 2017. Make it reversible: Efficient embedding of non-reversible functions. In Proceedings of the Design, Automation and Test in Europe Conference Exhibition."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference Exhibition.","author":"Zulehner A.","key":"e_1_2_1_51_1","unstructured":"A. Zulehner and R. Wille . 2017. Taking one-to-one mappings for granted: Advanced logic design of encoder circuits . In Proceedings of the Design, Automation and Test in Europe Conference Exhibition. A. Zulehner and R. Wille. 2017. Taking one-to-one mappings for granted: Advanced logic design of encoder circuits. In Proceedings of the Design, Automation and Test in Europe Conference Exhibition."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289392","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3289392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:38Z","timestamp":1750207418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289392"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,29]]},"references-count":51,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,7,31]]}},"alternative-id":["10.1145\/3289392"],"URL":"https:\/\/doi.org\/10.1145\/3289392","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2019,4,29]]},"assertion":[{"value":"2018-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}